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Abstract
A design, optimisation, and scaling of a complementary metal-oxide-semiconductor
CMOS-compatible lateral super-junction (SJ) multi-gate (MG) MOSFET
(SJ-MGFET) based on silicon-on-insulator (SOI) technology is examined as a pre-
ferred solution in mitigating the predominance of channel resistance during operation
at a low voltage. In order to overcome the preponderance of the channel resistance,
the SJ-MGFET uses a non-planar 3-D embedded trench gate and a folded alternat-
ing U-shaped n/p{ SJ drift region pillar. The trench gate will redistribute electron
current crowding near the top surface of the n  pillar reducing the channel resis-
tance. The folded U-shaped n/p{ pillar uniformly distributes the electric eld in
the SJ drift region.
The variations in the device architecture of a 1 m gate length lateral super-junction
(SJ) multi-gate MOSFET (SJ-MGFET) are explored using the physically based
commercial 3-D TCAD device simulations by Silvaco. Investigation and analysis
of dierent carrier transport models are carried out with dierent doping proles
by calibrating the drift-diusion simulations to experimental I-V characteristics and
breakdown voltage of the SJ-MGFET. The study, then aimed to improve drive
current, breakdown voltage (BV ), and specic on-resistance (Ron;sp). The eect of
charge imbalance in the SJ pillar unit on the device breakdown voltage is studied
with variations in the drift region length. It is observed that the charge imbalance
in the SJ unit barely changes due to the xed ratio between the pillar width and
the pillar height.
It has been reported that the simulated and optimised SJ-MGFET device achieves
41% increase in the drive current with an on-o ratio of 5106 at a drain voltage
of 10 V and a gate voltage of 20 V , thereby demonstrating a big advantage of the
multi-gate device design to reduce the leakage current. The results have shown that
the optimised 1 m gate length SJ-MGFET device oers a specic on-resistance of
0:21 m
.cm2 and a breakdown voltage of 65 V with a trench-gate depth of 2:7 m,
a pillar height of 3:6 m and a drift region length of 3:5 m. In addition, it achieves
68%, 52% and 15% reduction in the specic on-resistance compared to the reported
fabricated SJ-LDMOSFET, fabricated SJ-FinFET and simulated SJ-FinFET at the
same BV rating, thereby capable of oering a better performance in terms of a high
drive current, a maximum breakdown voltage, a minimum specic on-resistance,
and excellent FoM for sub - 100 V rating applications.
Furthermore, the potentiality of scaling the device architecture of the optimised SJ-
MGFET is examined from the 1 m gate length to 0:5 m, and 0:25 m, respectively.
Dierent scaling approaches is carefully explored in all dimensions of the 3-D device
structure in the simulations. The scaling down of the 1:0 m gate length SJ-MGFET
structure laterally (along the y-axis) by scaling the channel length, the gate length,
the gate oxide thickness, and the SJ drift unit length by a factor S to shrink the gate
length of 1:0 m to 0:5 m and 0:25 m is examined in the simulations in this thesis.
In order to prevent a weak electrostatic integrity in the scaled 0:5 m and 0:25 m
gate lengths (Lgate) SJ-MGFETs, the doping prole is optimised aiming at achieving
a maximum drive current, a minimum leakage current, a high switching capability, a
low specic on-resistance, and an improve avalanche capabilities of the devices. The
scaled and optimised SJ-MGFETs with a gate length of 0:5 m and 0:25 m achieve
30% and 63% increase in the drive current in comparison with the 1:0 m gate length
SJ-MGFET at a drain voltage of 0:1 V and a gate voltage of 15 V . Additionally, the
iii
scaled SJ-MGFETs oer a transconductance (gm) of 20 mS=mm and 56 mS=mm at
a drain voltage of 0:1 V with a gate length of 0:5 m and 0:25 m, respectively. The
SJ-MGFETs with a gate length of 0:5 m and 0:25 m having a pillar of a width of
0:3 m and a trench depth of 2:7 m, achieve a low specic on-resistance (Ron;sp)
of 7:68 m
:mm2 and 2:24 m
:mm2 (VGS = 10 V ) and breakdown voltage (BV ) of
48 V and 26 V , respectively.
Finally, the lateral scaling and optimisation of the 1 m gate length SJ-MGFET
to gate lengths of 0:5 m and 0:25 m using Silvaco Technology Computer Aided
Design (TCAD) simulations has shown that the FoM of the non-planar transistor
can be greatly improved in terms of switching speed, drive current, breakdown
voltage, specic on-resistance, and physical density for a higher integration in a
CMOS architecture.
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Introduction
1.1 Background
The super-junction (SJ) power MOSFET as one of the most ubiquitous semicon-
ductor devices has been able to overcome the limit set by a bulk unipolar silicon
technology. The SJ device overcomes this limit by using alternating heavily doped
n  and p  pillars in the drift region thereby achieving a low specic on-resistance [1]
with a reduction in gate and output charge for eective switching at any range of
frequencies [2]. Additionally, the manufacturing of SJ MOSFETs is less costly com-
pared to wide-band-gap switching devices (SiC or GaN) [3]. The rst commercial
power MOSFET based on the SJ concept were the CoolMOS [4, 5], and the MD-
mesh [6] announced by Inneon and STMicroelectronics, respectively. Currently,
various architectures with dierent novelty in design have been proposed in great
numbers of publications, and literatures on the SJ devices [7{18]. The SJ power
MOSFET market has shown tremendous progress in the last decade due to wide
popularity of the MOSFET in various applications such as a power supply, dis-
play devices and in renewable energy systems. The SJ global market has reached a
benchmark of about U.S. $1 billion value in 2018, with annual growth rate of 10.3
percent per year as shown in the Fig. 1.1 [19]. The high-rise in the market forecast
is a result of the technological innovations in fabrication and packaging techniques.
Dierent approaches have been used in a fabrication of the SJ MOSFET: (i) Inneon
technology employs multi-epitaxy doping process to creates an island of ions in the
epi-layer which diuses into n-doped pillar layer; (ii) Toshiba and IceMOS Tech-
nologies use, and Fairchild Semiconductor used, a deep-trench process that utilises
1
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Figure 1.1: Super-junction power MOSFET market forecast (M$) and the annual
growth rate from 2010 to 2018.
reactive ion etching of a semiconductor layer, such that the trenches are lled with
the n-type doping. The pursuit of achieving a lower specic on-resistance and an
improved avalanche capability in a SJ device has led to a great technological compe-
tition between multi-epitaxy and deep trench processes. The multi-epitaxy process
requires repetitive masking, epitaxy growth, and implantation procedures to realise
the p=n columns particularly when the column is long leading to a higher cost and
fabrication complexity [20]. In addition, the shifting of the p=n columns during
thermal diusion causes dopant inter-diusion between the columns to become a
non-abrupt transition junction, and thereby lowering the eective impurity concen-
tration, which inevitably aects the trade-o between the breakdown voltage and
the specic on-resistance of the structure [21]. The improvement in the SJ MOS-
FET packaging technologies like power at and power module is achieving a smaller
form factor with a better electrical and thermal performances [22]. This has further
increased the demands for the SJ devices in many applications such as renewable
energy sources, electric vehicles, and hybrid electric vehicles where space-factor is
an hindrance.
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Figure 1.2: The ideal silicon limit against the specic on-resistance of super-junction
devices using the multi-epitaxy method, the deep-trench process, and some com-
mercial (CoolMOS) products using multi-epitaxy method including the rst gener-
ation (CoolMOS) A1 and the latest generation (CoolMOS) A2.
The ideal silicon limit against the specic on-resistance (Ron;sp) of SJ devices using
the multi-epitaxy process [23], the deep-trench process [12, 24{27] and some com-
mercial multi-epitaxy devices (CoolMOS) manufactured by the Inneon is shown in
Fig. 1.2 [28]. Fig. 1.2 also shows that the specic on-resistance has been reduced
by approximately 80% from the rst generation of CoolMOS (A1 with Ron;sp of
38:5 m
.cm2) [4] to the latest generation of CoolMOS (A2 with Ron;sp of 8 m
.cm
2)
[29]. The SJ device oers a linear relationship between the breakdown voltage and
the specic on-resistance [1], thereby enhancing a low on-resistance, an increase in
current density and a high breakdown voltage compared to a conventional MOSFET
with the same silicon area. The SJ device has also a lower junction capacitances
due to the non-linearity of the output and reverse capacitances. As a result of the
n/p pillars deplete each other at a given voltage, thereby leading to expansion of
the space charge depletion region in the structure.
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Therefore, with the capacity of having smaller junction capacitances, the SJ device
is more desirable for high switching applications compared to conventional transis-
tors [30]. In addition, the SJ MOSFET is more reliable and more prone to stress in
term of the dynamic analysis of the temperature distribution over the metal source
surface compared to conventional MOSFETs [31].
1.2 Aim and Objectives
The aim of this work is to design, optimise and scale a lateral SJ multi-gate (MG)
MOSFET (SJ-MGFET) for low voltage applications. The work is divided into
three main tasks: The rst task involves the calibration of the 1 m gate length
SJ-MGFET to experimental characteristics of non-planar lateral SJ multi-gate MOS-
FET (SJ-MGFET) fabricated within a silicon-on-insulator (SOI) technology [32] by
reproducing its transfer (ID-VGS) characteristics and the breakdown voltage (BV)
using a drift-diusion (DD) transport approach in the simulations. The objectives
of this study include:
(a) to analyse iteratively dierent carrier transport models along with dierent
doping proles using the 3-D Atlas simulations [33, 34];
(b) to demonstrate the dependence of breakdown voltage on charge imbalance in
SJ drift region in the device during o-state;
The second task examines the optimisation of the device structure under charge
imbalance. Therefore, the objectives of this task include:
(a) to predict improvement in the device performance such as drive current, gate
capacitance and conductance;
(b) to study the eects of self-heating and bias dependence in the device structure;
(c) to improve the trade-o between the breakdown voltage (BV) and the specic
on-resistance (Ron;sp) in the device;
The third task involves scaling of the device laterally by a factor of 0:5 and 0:25
aiming to improve the levels of integration in a CMOS architecture. The objectives
are as follows:
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(a) to scale the optimised SJ-MGFET architecture laterally from 1 m gate length
to 0:5 m, and 0:25 m, respectively;
(b) to optimise the scaled devices aiming at improving the physical density, switch-
ing speed and drive current;
(c) to explore the possible ways of improving voltage-sustaining capability of the
scaled devices;
(c) to improve the trade-o between the breakdown voltage (BV) and the specic
on-resistance (Ron;sp) in the scaled and optimised devices;
1.3 Original Contributions
This work has helped to progress the understanding of the design and the scaling of
the lateral SJ multi-gate MOSFET (SJ-MGFET) for low voltage applications. The
key contributions are listed below:
(i) 3-D Atlas simulations to investigate variations in the device architecture and
improve device performance by optimising doping prole in order to achieve a
large on-current density and a low o-current in the device.
(ii) An improvement in gures-of-merit (FoM) between the breakdown voltage
(BV) and the specic on-resistance (Ron;sp) in the optimised SJ-MGFET.
(iii) Scaling of the device design aiming at achieving a high drive current and an
increase in the switching capability in the device for a higher level of integration
in a CMOS architecture.
(iv) An improvement in gures-of-merit (FoM) between the breakdown voltage and
the specic on-resistance in the scaled and optimised SJ-MGFETs.
1.4 Outline
This thesis is organised as follows:
Chapter 2 describes the theory, basic operation of a MOSFET device, and its equiv-
alent circuit. This will be followed by theory of breakdown phenomenon in power
devices. A discussion of the state of the art of power semiconductor devices, the
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device physics and a review of the current developments in vertical and lateral power
semiconductor technologies. In addition, it also discusses the SJ concepts, reported
literatures and structures using SJ concepts and their challenges. Finally, it describes
the trade-o between the breakdown voltage (BV) and the specic on-resistance
(Ron;sp) in a power device, and the theory of a trench gate power MOSFET.
In Chapter 3, the simulation methodology is presented. This chapter will introduce
the physically based commercial TCAD device simulator by Silvaco and related
physical models used in this study. A brief review of the numerical techniques for
3-D device simulations will be also presented.
Chapter 4 describes the optimisation of the lateral SJ multi-gate MOSFET (SJ-
MGFET) for a high drive current and a low specic on-resistance in sub-100 V
applications. The eect of breakdown voltage (BV) on the charge imbalance in the
SJ drift region using the 3-D Atlas simulations is investigated here. The chapter also
discusses the optimisation of the device performance, study the eect of self-heating
and electric eld distribution in the device. Finally, it describes the comparison of
the specic on-resistance as a function of the breakdown voltage of the optimised
SJ-MGFET with reported conventional power devices.
Chapter 5 presents scaling and optimisation of the lateral SJ multi-gate MOSFET
for a high drive current and a low specic on-resistance in sub { 50 V applications.
It describes the scaling approach and optimisation of the scaled down SJ-MGFETs,
on-state and o-state simulations of the scaled devices. It also discusses the gate
capacitance extraction, transconductance and gate turn-on transient simulations
in the three scaled structures. Conclusively, it presents the trade-o between the
specic on-resistance and the breakdown voltage for the simulated SJ-MGFETs
scaled down to 0:5 m and 0:25 m gate lengths compared with the ideal silicon
limit and with various reported conventional LD-MOSFETs.
Finally, in Chapter 6, conclusions are discussed.
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Chapter 2
Fundamentals of Power MOSFETs
2.1 Introduction
The Metal-Oxide-Semiconductor (MOS) eld eect transistor plays a dominant fac-
tor as the main building block in the development of Integrated-Circuit (IC) Tech-
nologies. The MOS eld eect transistor (MOSFET) is a basic element in a CMOS
technology for digital and analogue circuits which make components of every mobile
phone, tablet, and computer and are used in various other digital, power, commu-
nication and microwave applications [1]. CMOS technology oers many advantages
in a transistor operation which allow a reduction in size, whereby millions of the
devices can be fabricated in a single integrated circuit (IC) for higher levels of in-
tegration, and smaller resistive eects of a crossover with no need for an isolation
in the structure, all thanks to the most advanced fabrication process with cost re-
duction [2]. A typical MOSFET is a eld-eect transistor (FET) with a metal gate
electrode placed on the top of a silicon dioxide (Si02) or dielectric layer, which in
turn is on the top of a semiconductor substrate. MOSFET can be fabricated in
two congurations namely; the n-channel MOSFET and the p-channel MOSFET,
a combination of these two congurations creates a so-called complementary MOS
(CMOS) circuit. The CMOS technology oers a high input impedance with dual
active outputs, and a low power consumption with a high noise immunity [2]. The
applications of CMOS circuits are prefered solutions in modern IC technology, of-
fering a better performance in terms of high packing density, cost eectiveness and
low static power consumption to other technology with the same functionality.
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2.2 Principles of MOSFET
Figure 2.1: Schematic cross section of n-channel MOSFET.
MOSFET is derived from a MOS capacitor in which a gate voltage (VG) controls
the state of a semiconductor surface underneath it, by the creation of either an
accumulation or an inversion layer [1{3]. The structure shown in Figure 2.1 [1] is an
n-channel MOSFET with a gate length of Lg and a width of W . It also consists of a
p-type semiconductor substrate, having two n-type contacts at the ends with a low
potential region referred to as the source (n+) and a high potential region referred
to as the drain (n+), respectively (n+ and p+ layers denote heavily doped regions).
A thin silicon dioxide (Si02) layer is deposited on the top surface, followed by a
polysilicon material gate formed on a top of Si02. An electron-rich path can be
created referred to as a channel by inverting the semiconductor surface under the
gate from p-type to n-type when a positive VG is applied [4]. In an n-channel
MOSFET, a positive VG larger than the threshold voltage (VTH) is required for the
creation of an inversion layer of an electrons in the channel.
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For a p-channel MOSFET, a negative VG greater than the threshold voltage (VTH)
is needed for inducing an inversion layer of holes to make a channel. The threshold
voltage in a MOSFET is dened as the minimum applied gate voltage needed to
make the surface of a substrate under the gate electrode to be strongly inverted.
For a power MOSFET, the threshold voltage is normally measured at a drain-
source current of 250 A [5]. The circuit design requirements of safety are much
easily fullled when a power MOSFET is o when the gate voltage is zero (a device
normally-o) because the source and the drain resistances are not negligible and
may results in a power dissipation in the device [2]. The VTH can be expressed
as [2]:
VTH = Vox +s = Vox + s + ms (2.1)
where s is the surface potential, ms is the metal-semiconductor work function
dierence, and Vox is the potential drop across the oxide.
At a threshold voltage, the surface potential s = 2fp. This expression can be
substituted into Equation (2.1) as
VTH = VoxT + ms + 2fp (2.2)
where VoxT is the voltage across the oxide at the threshold inversion point and fp
is the potential dierence between EFi and EF (in V) given by:
fp =
kT
q
ln
Na
ni
(2.3)
where k is the Boltzmann's constant, T is the absolute temperature, q is the elec-
tronic charge, Na is the acceptor doping concentration of the substrate, and ni is
the intrinsic carrier concentration of the silicon. The voltage across the oxide at the
threshold inversion point can be written as:
VoxT =
Q0mT
Cox
(2.4)
where Q0mT is the charge density on the metal gate at threshold and Cox is the gate
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oxide capacitance.
Q0mT = jQ0SD(max)j  Q0ss (2.5)
where Q0mT is the charge density on the metal gate at threshold, Q0SD(max) is the
conservation of charge density between the metal and the oxide-semiconductor in-
terface and Q0ss is the charge density adjacent to the oxide-semiconductor interface.
The gate oxide capacitance can be expressed as:
Cox =
"ox
tox
(2.6)
"ox is the dielectric constant of oxide and tox is the oxide thickness of a gate dielectric
layer. Substituting Equations (2.5) and (2.6) into Equation (2.2), the equation can
be rewritten as:
VTH =
jQ0SD(max)j
Cox
  Q
0
ss
Cox
+ ms + 2fp (2.7)
Using Equation (2.7) and assuming a at-band voltage (VFB), VTH can expressed as
VTH =
jQ0SD(max)j
Cox
+ VFB + 2fp (2.8)
where
VFB = ms   Q
0
ss
Cox
(2.9)
jQ0SD(max)j =
p
4q"sifpNa (2.10)
In a linear region of a MOSFET operation, the channel resistance (Rch) can be
expressed as [1]:
Rch =
Lchtox
Wn"ox(VGS   VTH) (2.11)
where Lch is the channel length, tox is the gate oxide thickness, VGS is the gate
voltage, VTH is the threshold voltage, "ox is the dielectric constant of oxide, n is
the average electron mobility in the channel, and W is the channel width.
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2.2.1 Equivalent Circuit of an n-channel MOSFET
Figure 2.2: Equivalent circuit of n-channel MOSFET and its parasitic capacitances.
A typical MOSFET is a modied MOS capacitor structure with the drain and
source insulated from the gate as shown in the Figure 2.2. The gate-source capaci-
tance (Cgs), and the gate-drain capacitance (Cgd) are determined by the capacitance
of the gate oxide thickness, whereas the drain-source capacitance (Cds) is a junc-
tion capacitance of the parasitic diode [6]. These capacitances were modied into
three parameters that dened MOSFET parasitic capacitances in terms of the input
capacitance (Ciss), the output capacitance (Coss) and the reverse transfer capaci-
tance (Crss). Ciss is the total capacitance of a MOSFET that can be expressed as
the sum of Cgs and Cgd, i.e., (Cgs + Cgd). This capacitance is charged by a gate
charge (Qg) in order to drive the MOSFET into operation. Coss is expressed as
a sum of the Cds and Cgd, i.e., Cds + Cgd. This output capacitance accounts for
the total capacitance on the output side. A small Coss is desirable for timely turn
o of the device output. Crss is approximately equal to Cgd. This reverse transfer
capacitance is also referred to as Miller capacitance because it permits the total
dynamic input capacitance to become larger than the sum of static capacitances.
In addition, this capacitance is the most important parasitic parameter because it
provides a feedback loop between the output and the input of a device [1, 7].
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The internal gate resistance (Rg) is a critical parameter that account for the de-
vice switching performance, thermal management, and power conversion eciency.
A higher Rg implies a larger device switching and increase in the gate drive losses
which leads to increase in the device temperature [8]. A non-linearity of Cgd and
its dependence on the drain bias limits its choice as a parameter for dening power
in MOSFETs. For eective description of a power MOSFET, the standard practice
is to extract the gate charge (Qg) at a constant current source while turning the
device from blocking state. This gate charge is specied in data sheets of a partic-
ular transistor. Qg oers advantages of being not dependent on the drain current,
the supply voltage, and the device temperature [9]. Additionally, it can be use to
estimates the device switching time, the total charge, the energy stored, and the
current required to switch the device on for a period of time.
2.3 Theory of Device Breakdown
Improvements in performance of a power device tend to achieve a negligible cur-
rent ow during the o-state at a high voltage. Capability of a power device to
withstand a maximum voltage without a signicant rise in the current is limited by
the avalanche breakdown of the device, which is strongly dependent on the electric
eld distribution [7]. In a power device, during the o-state, electron-hole pairs
injected into the depletion region will acquire sucient kinetic energy from longi-
tudinal electric eld to create electron-hole pairs by colliding with a lattice atom
within the space charge region. The generation of electron-hole pairs, which result
from carriers acquiring a high kinetic energy, is referred to as impact ionisation.
Generation of the electron-hole pairs by impact ionisation in the depletion region
can lead to the creation of more electron-hole pairs. The impact ionisation is a
multiplicative process in which device is unable to sustain the application of an
elevated voltage due to uncontrolled increase in the current. Thus, the device un-
dergoes avalanche breakdown which limits its maximum operating voltage. In the
next sub-sections, the avalanche breakdown as well as the so-called punch-through
breakdown are briey reviewed.
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2.3.1 Avalanche Breakdown
Figure 2.3: Current and hole components through the space charge region during
avalanche multiplication.
Avalanche breakdown is a process that occurs when electron-hole pairs moving in
the space charge region gains sucient kinetic energy in the presence of a high
longitudinal electric eld to generate electron-hole pairs by the impact ionisation of
the covalent bond in silicon atom within the depletion region [1, 2].
Let us assume that a reverse-biased current in0 enters the depletion region at x = 0
as shown in Figure 2.3, the current in will increase with the distance through the
depletion region due to the avalanche process. The current at the point where x = W
can be written as [2]:
in(W ) = Mnin0 (2.12)
where Mn is a multiplication factor. The hole (ip) will increases through the deple-
tion region from the n-type to the p-type region and reaches a maximum value at
x = 0. Thus, the total charge through the pn junction is constant in steady state.
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The elementary increment of the current at some point x can be expressed as [2]:
din(x) = in(x)ndx+ ip(x)pdx (2.13)
where n and p are the electron and the hole ionisation rates, respectively. Equa-
tion (2.13) can be rewritten as:
din(x)
dx
= in(x)n + ip(x)p (2.14)
The total current i is given by:
i = in(x) + ip(x) (2.15)
solving for ip(x) in Equation (2.15) and substituting into Equation (2.14), which
gives:
din(x)
dx
+ (p   n)in(x) = ip (2.16)
assuming that n and p are equal. Equation (2.16) may be simplied and integrated
within the space charge region. Thus, leading to the expression given by:
in(W )  in(0) = i
Z W
0
 dx: (2.17)
Using Equation (2.12), Equation (2.17) can be rewritten as [2]:
Mnin0   in(0)
i
=
Z W
0
 dx: (2.18)
Since Mn in0  i, and in0 = in0, Equation (2.18) becomes
1  1
Mn
=
Z W
0
 dx (2.19)
The avalanche breakdown voltage can be expressed as the voltage at which Mn
approaches innity. Therefore, the avalanche breakdown condition is given by
Z W
0
 dx = 1 (2.20)
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2.3.2 Punch-Through Breakdown
Figure 2.4: The punch-through design for a p  i n rectier. The p+and n+ stands
for highly doped p-type and n-type regions, respectively.
Punch-through breakdown in a semiconductor device occurs at a condition in which
the depletion region at the p-body/drain contact extends across the channel region
and merges with the source/p-body depletion region. This extension of the depletion
region eliminates a channel which leads to the eld beneath the gate becoming
strongly dependent on the drain-source voltage subsequently resulting in a very
high drain current in the device [2]. During this condition, the gate loses all its
control over the channel and a large drain current ows in the device irrespective of
the applied gate voltage.
A power device which is using a p  i  n rectier to support an applied voltage as
show in Figure 2.4, a lightly doped n-type drift region is needed in the middle of
highly doped p-type and n-type regions because the injection of a high concentration
of minority carriers during the on-state limits the drift region resistance such that
current ow is independent of the doping concentration in the drift region [7]. The
electric eld distribution in a punch-through design will vary moderately in the
lightly doped n-type drift region and swiftly move towards the heavily doped n+
end region, thereby forming a trapezoidal-shape eld distribution.
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The electric eld distribution at the junction between the n-type drift region and
the n+ end region can be expressed as [7]:
E1 = Emax   q nn
"si
Wn (2.21)
where Emax is the maximum electric eld at the interface between the p
+ and the
n-type drift region, q is the electronic charge, "si is the dielectric constant of silicon,
nn is the doping concentration of the n-type drift region, and Wn is the width of the
n-type drift region.
2.4 Classication of Power MOSFETs
Power semiconductor devices are two or three terminal devices as shown in Fig-
ure 2.5, having the capability of controlling the energy ow in electronic systems.
They oers operating conditions from an o-state, in which a negligible current ows
in the device when the supply voltage is sustained, to an on-state, when a substan-
tial current ows through the device. Cells in a power MOSFET can be designed in
a paralleled architecture to compensate for a low current of a single transistor and
to allow a low on-resistance. Being a majority carrier device, the power MOSFET
oers a better performance in terms of a low gate drive power, a fast switching speed
and a superior paralleling architecture, thereby enhancing its utilisation for power
application such as a DC-DC converter, a low voltage motor control, a linear power
and switching supplies.
Figure 2.5: Types of power semiconductor transistors.
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The transistor is used in power switches for low voltage (less than 200 V) applica-
tions, because its on-state resistance (Ron) increases swiftly with increase in the BV ,
resulting in a huge conduction losses and degradation of the system performances.
In order to achieve a low resistive channel in a MOSFET, a shorter channel length
(Lch) is required with respective reduction in a gate oxide thickness (tox) since these
two parameters are related to the breakdown voltage. Consequently, a variation in
these two parameter limits the implementation of a power MOSFET for medium
and high voltage applications. However, the cascade design of power MOSFETs
can overcome this limitation but requires multiple transistors connected to operate
as multi-level hybrid conguration [10{12]. The power MOSFET can be classied
into lateral and vertical devices based on device design techniques. The structure
and basic operating principle of both lateral and vertical power MOSFETs will be
briey discussed in the subsequent sections.
2.4.1 Vertical Power MOSFETs
2.4.1.1 V-MOSFET
A V-groove MOSFET (V-MOSFET) is a non-planar structure that consists of a
V-groove gate design with the source and the drain regions separated by a p-body
substrate, leading to a formation of two p-n junctions referred as JA and JB as
shown in Figure 2.6 [7]. The gate electrode penetrates into trench etched in the
device body and will be fabricated after thermal oxidation of the gate oxide on its
surface [7, 13, 14]. Historically, the device was the rst fabricated and commer-
cialised power MOSFET structure. However, the stringent conditions of compliance
with the orientation of anisotropic etching of the grooves in the structure limits the
design variation of this architecture [2]. Thus, the V-MOSFET became less popular
because of these manufacturing complexities and replaced by a planar architecture
called a double-diusion MOSFET (D-MOSFET). Additionally, the V-MOSFET
suered from a degradation of the breakdown voltage due to the high electric eld
crowding at the tip of the V-groove.
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Figure 2.6: Cross-section of a V-groove MOSFET structure.
2.4.1.2 D-MOSFET
The D-MOSFET is a planar structure that uses a double diusion process in which
the p-body region and the source (n+) contact are diused via a common opening
dened by the edge of the gate [2, 7]. A channel length is dened by the dierence
between the lateral diusion distance of the p-body region and the source (n+) as
shown in Figure 2.7 [2]. The electron ows laterally through the inversion layer
to the thick and lightly doped n-drift region and vertically to the drain, thereby
establishing a conventional current ow from the drain to the source. The structure
suers from a non-uniform distribution of the current in the drift region, resulting
in a large internal resistance that is higher than the ideal specic on-resistance of
the drift region.
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Figure 2.7: Cross-section of a D-MOSFET structure.
2.4.1.3 U-MOSFET
A U-MOSFET is also non-planar structure like the V-MOSFET but with a U-shaped
groove or a trench at the gate region as shown in Figure 2.8 [15]. The implanted
Figure 2.8: Cross-section of a U-MOSFET structure.
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trench gate extends from the top surface of the device through the p-body and the
source (n+) regions into the n-drift. In contrast to the D-MOSFET, this device
architecture does not suer from a high input impedance resulting in the reduction
of on-resistance [15]. In addition, the bottom of the trench gate is rounded by
the isotropic etching in order to protect the gate oxide and to redistribute electron
current crowding at the edge of the gate [16]. Likewise, a deeper and higher doping
concentration of the p-body, will ensure that the avalanche breakdown occurs at
a junction between the p-body and the n-drift region. In comparison with the D-
MOSFET, the U-MOSFET oers a higher transconductance because of its larger
channel density.
2.4.2 Lateral Power MOSFETs
2.4.2.1 Lateral Double Diused MOSFETs (LDMOSFETs)
The lateral double diused MOSFET (LDMOSFET) has become a popular device
choice for power integrated circuit technologies (PICT) [17], with the capability
of oering a low resistance, a high input impedance, a high breakdown voltage,
and a fast switching speed. The device is desirable for integration as a high-power
transistor with a low-voltage digital circuit in the BiCMOS technology [18, 19]. A
LDMOSFET with a gate length of Lg and a width of Wg shown in Figure 2.9 [20] is
a lateral surface eect device in which a vertical eld induced by the gate controls
the channel. During on-state, biasing with a positive gate voltage higher than a
threshold voltage will induces a formation of an inversion layer at the surface of the
p-body, resulting in a ow of electrons from the source (n+) electrode through the
conductive channel to the drain (n+) electrode via the n-drift region. During o-
state, a reverse-bias applied voltage at the drain results in a large depletion region
with a high blocking voltage which extends through the n-drift region. During the
diusion process of the device, the same mask can be used for the channel and
the source regions resulting in a short channel. In addition, the deeper diused
p-body has a large radius in doping distribution that reduces the edge eects in the
structure [20].
The drift region is necessary to support the electric eld during the blocking voltage
on the drain. It must be thick enough to provide a sucient space for the both
lateral and vertical electric elds and lightly doped for a slowly changing electric
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Figure 2.9: Cross-section of a LDMOSFET structure having a gate length of Lg
with a width of Wg.
eld ideal for a at band prole. The avalanche breakdown capability of the device
is determined by the doping concentration of a drift region (ndrift), the drift length
(Ldrift) and its thickness tdrift [21]. Adversely, a thick and lightly doped drift re-
gion will aggravate the specic on-resistance (Ron;sp) of the device, because of its
relationship with a breakdown voltage (BV ) (Note that the breakdown voltage is
abbreviated by the word BV and a symbol for the breakdown voltage is also BV ).
The specic on-resistance (Ron;sp) can be expressed by [7]:
Ron;sp =
Ld
q n nn
(2.22)
where nn is the doping concentration of the n-type drift region, q is the electronic
charge, n is the average electron mobility and Ld is the length of the drift region.
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Given that Ld can be expressed by [7]:
Ld =
2BV
Ec
; (2.23)
the breakdown voltage (BV ) can be written as:
BV =
"0"siE
2
c
2qnn
; (2.24)
Substituting Equations (2.23) and (2.24) into Equation (2.22) gives
Ron;sp =
4BV 2
n"siE3c
; (2.25)
A solution from Equations (2.25) will lead to an expression given by:
Ron;sp = 5:93 10 9 BV 2:5: (2.26)
This quadratic expression implies that doubling of the BV leads to increase in the
specic on-resistance by a factor of ve. Therefore, p-body and the n-drift regions
has to be optimised, aiming at achieving a high voltage blocking capability and
minimising the drain-to-source resistance, the transistor pitch, and the transistor
width.
2.4.2.2 RESURF (Reduced Surface Field) LDMOSFET
The REduced SURface Field (RESURF) as proposed by Appels and Vaes [22] is
a concepts that provides an improvement in the trade-o between the breakdown
voltage and the specic on-resistance of a lateral device. It involves reducing the
surface electric eld of the device, which will allow a higher reverse voltage to be ap-
plied before a critical value of the avalanche breakdown is reached. This is achieved
by extending the space charge region in the blocking state in the entire drift zone,
resulting in a voltage drop over the charge distribution along the drift region and not
across the junctions [22, 23]. Figure 2.10 shows a cross-section of a single RESURF
LDMOS having two diodes (D1 and D2), with D1 located at the lateral junction
between the n-epi and the p-body region; and D2 positioned at the vertical junction
between the n-epi and the p-substrate region. With a careful choice of the thickness
25
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Figure 2.10: A single RESURF LDMOSFET architecture having a drift region of
nepi layer with a thickness of tepi, at a full depletion with the eld distributions in
the shaded regions.
of the drift region chosen in a blocking state, the space charge regions from both
lateral and vertical junctions extend up to a surface of the device thereby reducing
the electric eld below the critical electric eld EC . This will ensures a higher block-
ing voltage at the junction between the n-epi and the p-substrate when the electric
eld reaches a critical value. At a full depletion, the depletion width (Wd) must be
equal to the thickness of the epitaxial layer (tepi) as expressed by [22]:
Wd = tepi =
s
2"s(BV )
q(nepi + nsub)
(2.27)
where "si is the dielectric constant of silicon, q is the electronic charge and nepi
and nsub are the doping concentration of the epitaxial layer and the p-substrate,
respectively.
26
Fundamentals of Power MOSFETs
The ideal BV of a planar junction is given by [22]:
BV = "si
E2c
2q(nepi + nsub)
(2.28)
where Ec is the critical electric eld in silicon with an optimal epitaxial charge
density Qepi = nepi  tepi given by [22]:
Qepi = nepi tepi = "si
Ec
q
r
nsub
(nepi + nsub)
(2.29)
If nepi >> nsub, where tepi is the thickness of the epitaxial layer, then nsub, equal to
nepi at an upper theoretical bound of Qepi, is given by:
Qepi;max = "s
Ec
q
p
2
(2.30)
nepi tepi = 1  2 1012 cm 2 (2.31)
Considering the fact that maximum elds are limited by the RESURF architectures,
the doping concentration of the drift region can be increased and the drift region
length can be decreased simultaneously, resulting in a reduction of the on-resistance
of the structure. The single RESURF architecture has been in use in high-voltage
LDMOSFETs [24{28] for about 45 years.
A double RESURF architecture using a shallow-trench isolation (STI) is shown in
Figure 2.11 [29]. The n-drift region is fully depleted by two junctions, the Ptop layer
and the n-drift junction at the top and the p-substrate layer and the n-drift junction
at the bottom. In order to achieve a high breakdown in the structure, both the Ptop
layer and the n-drift region must be fully depleted before the lateral breakdown
voltage between the Ptop layer to the drain (n
+) is reached. Since nPtop >nD >
np sub, the breakdown voltage can be expressed as [21]:
BV =
"0"siE
2
c
2 q nD
[V ] (2.32
where
nPtop  ttop =
2 1012q
1 +
nPtop
nD
cm 2 (2.33)
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Figure 2.11: (a) Schematic cross-section of a double RESURF structure consisting of
a Ptop layer of ttop thickness having a doping concentration of nPtop implanted at the
top of the n-drift region with a distance of xdn4 between the Ptop/n-drift junction,
(b) eld distribution in a double RESURF structure assuming a full depletion in
the n-drift region with a distance of ydn2 between the p-body/n-drift junction and
a distance of xdn3 between the n-drift/p-substrate junction.
where nPtop , nD and np sub are the doping concentration of Ptop layer, n-drift region
and p-substrate, respectively, while "0 and "si are the dielectric constants of oxide
and silicon and ttop is the thickness of the Ptop layer. In a double-RESURF structure,
since the drift region is simultaneously depleted from both the top and the bottom
junctions, the integrated concentration between these two junctions in the drift re-
gion can be increased by approximately a factor of 2 to about 2:81012 cm 2 in com-
parison to a single RESURF structure of the same drift thickness. This will ensure
a lower drift resistance in the structure. Various device designs of double RESURF
architecture for a high-voltage LDMOSFET structure have been reported [29{33].
In a triple RESURF structure using a shallow-trench isolation (STI), as shown
in Figure 2.12 [34], a buried p-layer is implanted into the n-drift region, thereby
splitting the n-drift into two conducting paths, one at the bottom and the other on
top of the buried layer.
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Figure 2.12: (a) Schematic cross-section of a triple RESURF structure having a
buried p-layer implanted inside the n-drift region, with an expanded depletion re-
gions of xdn4 at the bottom and xdn5 at the top, (b) vertical eld distribution at
midpoint of Ldrift at a full depletion in the n-drift region with a distance of xdn3
between the n-drift/p-substrate junction.
The depletion region within the buried layer expands to xdn4 at the bottom and
xdn5 at the top of the layer. Therefore, these three junction boundaries continuously
deplete the drift region, the n-drift/p-substrate junction (xdn3), the bottom (xdn4)
and the top (xdn5) junction of the buried layer [34{36].
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2.5 Fundamentals of Super-Junction (SJ) Power
MOSFETs
The realisation of super-junction (SJ) [37] concept has oered a great improvement
in the trade-o between the BV and the specic on-resistance (Ron;sp) of a power
device for medium and high voltage applications [37{42]. In order to explain a
concept of the SJ MOSFET, one can start from a simplied SJ diode layer shown
in Figure 2.13 where T is the thickness of the device, nn and np are the doping
concentration of the n  and p  pillars with their corresponding width of Wn and
Wp, respectively, while "si is the dielectric constant of silicon and q is the electronic
charge. The 2-D electric eld distribution in the SJ diode layer can be expressed
Figure 2.13: Cross-section of a super-junction diode layer.
as [37]:
r  E = dE(x)
dx
+
dE(y)
dy
=
q(nn)
si
(2.34)
In a doped n  pillar, nn > 0, this Equation (2.34) can be rewritten as:
dE(x)
dx
=
q(nn)
si
  dE(y)
dy
(2.35)
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which implies that the dE=dx is no more dependent on the nn but can be reduced
by the presence of the electric eld that varies in the y-direction. A BV is given by:
BV =
Z T
0
Exdx (2.36)
The presence of a 2-D electric eld in Equation (2.35) implies that the electric eld
distribution in the structure can be lowered without reducing the doping concentra-
tion of the n  pillar. Therefore, the SJ concept demonstrates that a 2-D design of
the sustaining layer can produce an electric eld in y-direction that results in the
generation of a similar electric eld in x-direction even with increase in the doping
concentration of the pillar. The point in which the electric eld in the n  and p 
pillars mutually deplete each other is referred as a charge-balanced condition in a
SJ layer.
A power device requires a thick and lightly doped drift region to achieve a higher
breakdown voltage. However, the quadratic relationship of Equation (2.26) between
the BV and the Ron;sp [43] implies that the on-resistance increases with increase in
the BV . A SJ-LDMOS transistor uses a set of alternating heavily doped n-type
and p-type pillars in the drift region, resulting in minimising the on-resistance of
the transistor area [38{42, 44{46]. In addition, the SJ-LDMOS has been able to
overcome the ideal theoretical limit of silicon [37, 47]. A basic operation of the SJ
power MOSFETs is reviewed in the next sub-sections.
2.5.1 Vertical Super-Junction (SJ) Power MOSFETs
The vertical SJ power MOSFET (SJ-VDMOSFET) structures were the rst com-
mercialised device design [40{42, 44] that have achieved a tremendous improvement
in the relationship between the BV and the Ron;sp. Figure 2.14 shows the vertical
SJ-MOSFET [47] in which the n+ layer is connected to the drain while the p  pillars
is connected to the source via the p-body of the device. In o-state, the reverse bi-
ased p  n junctions are mutually depleted by optimising the width and the doping
concentration of the nepi layer and the p  pillars, thereby ensuring that the two
opposite pillars are fully depleted before the critical electric eld is reached. Upon
reaching a full depletion, an equal but opposite charges are needed to compensate
each other, thereby achieving a horizontal electric eld without upsetting the ver-
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Figure 2.14: Cross section of a vertical SJ-MOSFET structure.
tical electric eld distribution in the SJ structure. This SJ design benets from a
charge compensation between opposite pillars when the nepi layer are fully depleted.
The vertical electric eld in the drain-to-source region depends on the depth of the
drift region. Consequently, a higher breakdown voltage can be achieved by increas-
ing only the depth of the drift region with no need of changing the pillars doping
concentration.
Given that the structure has a drift region length of Ld, the doping concentration of
nepi layer and p{pillar are nn and np, with Wn and Wp their corresponding widths,
respectively, and assuming a fully depleted drift region under charge balanced con-
dition, with Wn = Wp = Wnp, a relationship between the BV and the charge Q of
a pillar can be expressed as [48]:
BV = Ec Ld (2.37)
Q =
nn Wnp
2
=
"siEc
q
(2.38)
where the critical electric eld (Ec) increases with the increase in the doping con-
centration of the pillar. Since the electron current ows through the nepi layer only,
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the specic on-resistance can be written as [48]:
Ron;sp =
Ld
q n nn
=
Wnp BV
2 n"siE2c
(2.39)
Since the optimal integrated doping concentration is xed for a given BV , the doping
concentration of nepi layer can be increased to be inversely proportional to the drift
width resulting in a reduction of the specic on-resistance. This leads to linear
relation between the BV and the Ron;sp [37, 49]. A more comprehensive analysis
carried out for some of vertical designs has shown that dependence of Ron;sp on the
BV can be expressed as BV
7
6 [42, 45, 46, 50]. Optimal performance of the vertical
SJ structure can be realised by optimising the pillar width, the doping concentration,
and the drift region depth, respectively, aiming at achieving a high BV by a fully
depleted charge compensating SJ drift region, and a low Ron;sp by a heavily doped
nepi layer in the drift region.
2.5.2 Lateral Super-Junction (SJ) Power MOSFETs
The lateral SJ power MOSFETs (SJ-LDMOSFETs) uses the principle of a charge
compensation between the alternating n  and p  pillars [51{57]. However, the
imperfect inter-diusion in the SJ pillars might cause the BV to become sensitive to
charge imbalance in a drift region [53]. In an ideal SJ operation, the charge induces
by the SJ n  and p  pillars should provide a mirror symmetry of each other in
order to ensure a charge compensation during o-state.
A fully depleted SJ unit will be accomplished if ion charge of each pillar is cancel
out by its two adjacent opposite conductivity pillars, thereby resulting in uniform
electric eld distribution in the drift region. This phenomenon is inherent to the
SJ-VDMOSFETs because of its 2-D structure but, the SJ-LDMOSFETs being a
3-D device, requires a well designed p-type substrate or dielectric beneath the SJ
drift region design to eliminate a leakage current. A junction isolated (JI) SJ-
LDMOSFET having a drift region length of Ldrift with the n  and p  pillars
widths of Wn and Wp and a pillar height of h [54, 55] is shown in Figure 2.15.
The structure is implemented on a p-type substrate, such that p  n junctions will
be formed between the n  pillars and both the p  pillars and the p-substrate, re-
sulting in a vertical electric eld that strongly depends on the lateral position in
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Figure 2.15: 3-D geometry of a Junction Isolated (JI) SJ-LDMOSFET structure.
the drift region. In o-state, the n  pillars are depleted by both the p  pillars and
the p-type substrate, whereas the p  pillars are only depleted by the opposite n 
pillars. This gives rise to excess charge in the pillars which increases monotonically
towards the drain region due a voltage gradient across the SJ drift unit resulting
in a charge imbalance and degradation of the BV [56]. In order to mitigate the
eect of substrate-assisted depletion (SAD) in the JI SJ-LDMOSFET and improve
the trade-o between BV and the specic on-resistance, various device designs have
been reported in the last few decade to overcome these problem. In the following
sections, a brief summary of the various evolutions of the SJ-LDMOSFETs tech-
nologies and their challenges in achieving an optimal device performances.
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2.5.2.1 Buered SJ-LDMOSFET
Super-junction (SJ) LDMOSFET structure having a drift region length of Ldrift
with the n  and p  pillars widths of Wn and Wp and a pillar height of h is shown
in Figure 2.16 [57]. The device has an n-type buer layer sandwiched between the SJ
Figure 2.16: 3-D geometry of a buered SJ-LDMOSFET structure.
layer and the p-type substrate. During o-state, the p  pillars are depleted by both
the n  pillars and the n-type buer layer, unlike the JI SJ-LDMOSFETs where the
p  pillars are depleted by n  pillars only. After the n-type buer layer have been
fully depleted, the p-type substrate will begins to deplete the n  pillars, to the extent
that the resultant eect of both the vertical and the lateral electric eld in the SJ
drift region will reduces the charge imbalance of the structure compared to the JI SJ-
LDMOSFETs. In this structure, the n-type buer layer compensates for the extra
charge needed to deplete the p  pillars completely, thereby eliminating the SAD in
the SJ region. Various architecture designs of this structure have been reported to
eliminate the eect of SAD in the SJ layer, like the REBULF SJ-MOSFET with n+
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buried layer [58], which consists of a n-type buer layer sandwiched between two
p-type substrate layers such that the pillars are depleted by the vertical depletion
eect due to electric eld in the horizontal direction resulting in the complete charge
balance in the SJ drift region. Duan et al. [59, 60] has reported a new SJ-LDMOS
with a step n-type buered layer implemented beneath the SJ layer, in which the
step doped n-type layer uses an electric eld modulation to generate a new lateral
electric eld resulting in a more uniform lateral electric distribution in the device.
Cao et al. [61] has also proposed a SJ-LDMOS with multi-oating buried layers,
which utilises the combination of the surface and bulk electric eld optimisation at
the same time.
2.5.2.2 Silicon on Insulator (SOI) SJ-LDMOSFET
A silicon on insulator (SOI) SJ-LDMOSFET structure shown in Figure 2.17 [62]
is based on dielectrically isolated (DI) region that consists of a drift region with a
length of Ldrift and n  and p  pillars with widths of Wn and Wp, respectively, and
a height of h. The structure has also a buried oxide layer implanted between the SJ
Figure 2.17: 3-D geometry of a silicon-on-insulator (SOI) SJ-LDMOSFET.
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layer and the p-substrate resulting in the uniform distribution of the electric eld,
thereby alleviating the eect of the SAD. Various modications of a design structure
of the SOI SJ-LDMOSFETs have been reported [63{68].
The advantage of the SOI design includes, amongst others, an improve device isola-
tion, a high packing density, a low leakage current at high temperature operation,
and a latch-up-free operation [68]. However, the structure suers from a similar
eect of the SAD as a result of the vertical electric eld that is emanating from
the capacitive coupling of inserting an insulator or a silicon dioxide (Si02) between
two silicon layers [69]. In addition, the SOI SJ-LDMOSFETs suer from enhanced
self-heating eects [70, 71], due to the poor thermal conductivity of the silicon diox-
ide (Si02) (1:4 W/m-K) in comparison to silicon (140 W/m-K)) [72, 73]. The buried
oxide layer hinders heat transfer from the SOI layer to the p-substrate resulting in
the degradation of the device performance such as a reduction of current mobility
and the stressing of wire bonds or metal contacts.
Duan et al. [74] has proposed a SJ-LDMOSFET with a double step oxide layer
beneath the SJ structure that formed a step SOI layer, creating a thin SOI layer
close the source and the gate, and with a thick SOI layer situated in the proximity
of the drain. In this structure, a uniform lateral electric eld is produced due to the
linearly increment in the thickness of the SOI layer from the source to the drain.
2.5.2.3 Partial Silicon on Insulator (PSOI) SJ-LDMOSFET
The partial SOI (PSOI) SJ-LDMOSFET, shown in Figure 2.18 [75, 76], consists of
a drift region with a length of Ldrift and n  and p  pillars with widths of Wn and
Wp, respectively, and with a height of h. The structure has also a small window
opening in the buried oxide layer underneath the p-body and source.
The PSOI SJ-LDMOSFET was reported as a preferred solution to conventional
SOI (C-SOI) SJ-LDMOSFETs [75{80]. The silicon opening in this device archi-
tecture serves as a thermal window for heat transfer from the active SOI layer to
the p-substrate thereby reducing the self-heating eect [81, 82], but also enhancing
uniform distribution of electric eld in the drift region [83, 84]. However, the fab-
rication of PSOI structure is a major hindrance resulting in a asymmetry window
size that leads to degradation of the insulating properties.
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Figure 2.18: 3-D geometry of a partial silicon-on-insulator (PSOI) SJ-LDMOSFET.
2.5.2.4 Silicon on Sapphire (SOS) SJ-LDMOSFET
A SJ-LDMOSFET having a drift region length of Ldrift with the n  and p  pillars
with widths of Wn and Wp, respectively, and a height of h can be fabricated on a
sapphire substrate [85] as shown in Figure 2.19. The device design is reported as a
preferred solution of alleviating the self-heating eects in the DI SJ-LDMOSFET.
The structure consists of a SJ layer that is fabricated on a crystal sapphire sub-
strate. The sapphire (Al2O3) substrate oers a better thermal conducting path
than a silicon dioxide (Si02) because of its thermal conductivity of 0:42 W/cm-K
is higher than that of the silicon dioxide (Si02) by a factor of 30 but less than the
silicon by a factor of 3.7 at room temperature [86]. The silicon-on-sapphire (SOS)
structure oers a better thermal and RF characteristics with a higher breakdown
capability than the SOI and the PSOI devices. However, in comparison with the
SOI structures, the SOS devices are costly, susceptible to a lower carrier mobility
and a higher trap density at the Si/Al2O3 interface [87].
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Figure 2.19: 3-D geometry of a silicon-on-sapphire (SOS) SJ-LDMOSFET.
2.5.2.5 SJ/RESURF LDMOSFET
The superjunction (SJ) RESURF LDMOSFET [88] splits the drift region into two
distinct portions with an equal pillar height of h as shown in Figure 2.20. The rst
part consists of a SJ structure with a set of alternating and heavily doped n  and
p  pillars having equal doping concentrations of nn = np with Wn and Wp as their
corresponding widths and a drift length of Ld1, respectively. The second part is a
RESURF region having a doping concentration of nR and a drift length of Ld2 that
terminates at the drain contact. The two regions are fabricated on the p-substrate
such that nR is less than nn = np, and Ld1 is greater than Ld2. Interaction between
the SJ region and a substrate can be alleviated by using a lightly doped p-substrate.
Metal eld plates that extends over the oxide layer from the gate to the drain
are incorporated to mitigate electric eld crowding under the gate and the drain.
The RESURF drift region length plays a major factor in achieving a low specic
on-resistance in the device. The drift region should be minimised for optimum
performance, since a higher Ld2 will increase the substrate-assisted depletion and
degrade the breakdown voltage of the structure.
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Figure 2.20: 3-D geometry of a super-junction (SJ) RESURF LDMOSFET.
In order to satisfy the RESURF condition as expressed by [88]:
nn Wn = np Wp = nR  h = 2 1012 cm 2 (2.40)
the doping concentrations and the drift length of the SJ layer and the RESURF
should be optimised so that the whole drift region is full depleted. The fully de-
pleted drift region will enhance a uniform electric eld distribution in the device
that will achieve a high breakdown voltage and a low specic on-resistance.
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2.6 Trade-O Between Breakdown Voltage and
Specic On-Resistance
One of the main objective of SJ transistor architecture is to achieve the lowest spe-
cic on-resistance and the highest breakdown voltage. Since the breakdown voltage
(BV ) decreases with the increase in the doping concentration of the drift region,
any reduction in the doping concentration of a drift region will result in an increase
in the on-resistance. Therefore, there is a need to nd an acceptable trade-o be-
tween the BV and the specic on-resistance (Ron;sp) of the device. Several transistor
architecture designs have been proposed to improve the relationship between BV
and Ron;sp. Figure 2.21 shows a relationship between the BV and the specic on-
resistance of various conventional power MOSFETs in comparison with the latest
SJ-LDMOS transistor. The theoretical limit given by a bulk silicon is also shown
for comparison.
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Figure 2.21: Speci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ent power MOSFETs technologies (simulated and fabricated) [89{98]. The theoret-
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2.7 Trench Gate Power MOSFET
The trench gate power MOSFET has become known as one of the universal semi-
conductor devices, having be able to deed all logics that a MOSFET could only
be fabricated eectively on the surface of a silicon wafer, and certainly not along
the vertically etched trench side-wall [99]. Trench fabrication technology has grown
over the years from a small scale venture to a large scale commercial enterprise with
huge investments running into billion of dollars [99]. The trench gate MOSFET
has been utilised for a wide-range of applications in the semiconductor technology
such as the lateral trench MOSFETs and power integrated circuits [100], the trench
IGBTs [101, 102], and the trench SJ MOSFETs [103{106].
2.7.1 Trench Gate Lateral Super-Junction (SJ)
Power MOSFETs
The SJ concept has been employed to achieve a high BV and a low specic on-
resistance. However, the implementation of the lateral SJ transistor technology for
low voltage (< 200 V) applications has not been attractive due to the fact that
the channel resistance becomes comparable to the drift resistance at a low voltage
ratings. Because a conventional planar gate SJ-LDMOSFET consists of a heavily
doped alternating n  and p  pillars with the pillar widths of Wn and Wp in a SJ
drift region length of Ld, a specic on-resistance (Ron;sp) (neglecting the built-in
depletion region and assuming the on-resistance is dominated by the drift region)
can be expressed as [37]:
Ron;sp = K  L2d 
Wn
nn  hn pillar (2.41)
where
K =
2
q  ns (2.42)
where nn is the doping concentration of the n  pillar, hn pillar is the height of
n  pillar, ns is the electron mobility, and q is the electronic charge. Ron;sp in
Equation (2.41) can be minimised by increasing the doping concentration of the
n pillar (nn), reducing the n pillar widths (Wn), or increasing the height (hn pillar).
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Further, a narrowing of n pillar width will lead to the space charge region within the
SJ drift unit becoming similar to the built-in depletion region. Therefore, the only
eective way of minimising the Ron;sp is to increase the pillar height. However, it
has been reported [104] that the specic on-resistance of a conventional SJ-LDMOS
transistor barely decreases with increases in the pillar height because of a large
concentration of electron current crowding at the top surface of the n  pillar. This
large current crowding at the top surface increases a channel resistance in the planar
gate structure of the SJ-LDMOS transistor. Consequently, the Ron;sp for a low
voltage SJ device is strongly dependent on the channel resistance and not only on
the doping concentration of the n  pillar.
In order to overcome the dominance of the channel resistance in a low voltage SJ-
LDMOS transistor, a non-planar gate structure has been suggested [104{106]. The
non-planar gate SJ-LDMOS transistor uses an embedded trench gate to redistribute
electron current crowding near the top surface of the n  pillar and, subsequently,
reduces the channel resistance in the device.
In Chapters 4 and 5, the design, optimisation and scaling of a complementary metal-
oxide-semiconductor CMOS-compatible lateral super-junction multi-gate MOSFET
(SJ-MGFET) based on a SOI technology will be examined as a preferred solution in
alleviating the predominance of channel resistance during the application of a low
voltage. Concomitantly, the relationship between the breakdown voltage and the
specic on-resistance in the device is improved.
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Chapter 3
Simulation Methodology
3.1 Introduction
The device simulation has played a crucial role in the development of semiconductor
technology in terms of design, optimisation, characterisation and, most importantly,
providing an insights into the carrier transport mechanisms by studying phenomena
that cannot be directly analysed on real devices. The simulation process involves the
implementation of numerical procedures in solving equations related to the physi-
cal model chosen to describe transport process in a device. The complexity of the
selected physical model and the related time consumption to solve the model are
two-fold issues to be seriously considered when selecting the physically based sim-
ulation approach. However, the continuous improvement oering fast and powerful
computational resources makes these limitations greatly reduced resulting in a more
accurate, reliable and high-speed non-linear and linear solution techniques.
Silvaco Atlas is a commercial physically based simulator that allows analysis and
modelling of 1-D, 2-D, and 3-D semiconductor devices based on approximation
models of carrier transport derived from Schrodinger or Boltzmann equation, and
self-consistently coupled to Poisson's equation [1]. The Atlas simulation tool is
integrated with Virtual Wafer Fab (VWF) interactive tools for eective interactive
run-time environment and scientic visualisation capabilities. This chapter provides
insights into a drift-diusion transport model used in this thesis; with the procedural
hierarchy of 3-D simulation techniques applied in modelling of a non-planar lateral
SJ multi-gate MOSFET (SJ-MGFET) [2].
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3.2 Basic Semiconductor Equations
3.2.1 Gauss's Law
The Gauss's law states the relationship between charge density and the electric
eld within a closed surface. Assuming no time-dependent magnetic elds, the 1-D
equation is given by [3{5]:
dE(x)
dx
=
(x)

(3.1)
where E(x) is the electric eld, (x) is the charge density and  is the permittivity.
Applying integral form on the above equation, the E(x) for 1-D charge distribution
can be expressed as
E(x2)  E(x1) =
Z x2
x1
(x)

dx (3.2)
In a 3-D closed surface, the application of Gauss's law states the divergence of the
electric eld as [5]:
E(x; y; z) =
(x; y; z)

(3.3)
3.2.2 Poisson's Equation
The Poisson's equation gives the relationship between the electric potential and the
charge density in any single point of the device. In a 1-D equation, the electric eld
can be dened as a negative gradient of the electric potential expressed as [5]:
 E(x) = d(x)
dx
(3.4)
where E(x) is the electric eld and  is the electric potential since the E(x) ows
from a higher potential point to a lower potential point. Applying integral form on
Equation (3.4) gives the expression of electric potential as [5]:
(x2)  (x1) =  
Z x2
x1
E(x)dx (3.5)
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Substituting the expression for E(x) from Equation (3.4) into Equation (3.1), results
in Poisson's equation given by:
d2(x)
dx2
=  (x)

(3.6)
In a 3-D closed surface, the potential gradient can be expressed as:
r  (x; y; z) =  E(x; y; z) (3.7)
Expression (3.3) is substituted in to Equation (3.7) to acquire a general expression
for Poisson's equation given by:
r  (x; y; z) =  (x; y; z)

(3.8)
3.2.3 Continuity Equation
The continuity equations can be derived from Maxwell's rst equation by applying
\div" and splitting the conduction current density into holes and electrons compo-
nents, respectively. Neglecting the inuence of charged defects, and assuming that
all charges in the semiconductor, except the mobile carriers (electrons and holes),
are not a function of time therefore [6]:
div(Jp + Jn) + q:

t
(p  n) = 0 (3.9)
where Jn and Jp are the electron and hole current densities, n and p are the electron
and hole concentrations and q is the electronic charge. This result implies that
sources and sinks of the total conduction current are completely compensated by
the time variation of the mobile charge [6]. Obtaining two continuity equations will
involve denition of any another quantity R in Equation (3.9). Thus:
div(Jn)  q:n
t
= q:R (3.10)
div(Jp) + q:
p
t
=  q:R (3.11)
where R is the net generation or recombination of electrons and holes, which could be
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positive (recombination) or negative (generation), respectively. The 3-D continuity
equations for electrons and holes are expressed as [7]
n
t
=
1
q

Jn
x
x+
Jn
y
y +
Jn
z
z

 R (3.12)
p
t
=  1
q

Jp
x
x+
Jp
y
y +
Jp
z
z

 R (3.13)
3.3 Drift-Diusion Transport Model for
Device 3-D
The Drift-Diusion (DD) transport model was applied in most of the simulation
works in this thesis. The DD transport model provides an excellent convergence
with little or no computational cost. It is applicable for all technologically feasible
devices, although, with the limitations of device structures well below micrometer
range even the validity of DD can be substantially extended by various corrections
(for example, quantum-mechanical connement corrections). The solution of the
DD model is based on the following set of equations: the current equations for
electrons and holes [8{10], the continuity equation, and the Poisson's equation all
given by [11]:
(1) Current equations
Jn = qnnE + qDnOn;
Jp = qppE   qDpOp:
(3.14)
where n and p are the electron and hole mobility, E is the electric eld, and
Dn and Dp are the diusion coecients of electrons and holes, respectively.
(2) Continuity equations
n
t
=
1
q
O  Jn + Un;
p
t
=  1
q
O  Jp + Up:
(3.15)
where Un and Up are the net generation-recombination rate.
(3) Poisson's equation
O  OV =  (p  n+N+D  N A ) (3.16)
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where V is the electric potential, E is the applied electric eld, and N+D and
N A are the ionised donor and acceptor impurity densities.
The choice of using the DD transport model in the approach of modelling the 1 m
gate length SJ-MGFET is based on the following: (i) the dimensions of active region
of the physical device on a micrometer scale, which permits an assumption of electron
transport close to equilibrium (considering that the phenomena governing carrier
transport depend on the characteristics as De Broglie wave-length, mean free path
(MFP), and phase relaxation length (PRL) which are all related to dimensions of the
physical device [12{15]); (ii) obtaining a solution for a 3-D device geometry with a
simple, fast and robust transport model decribing studied properties of the physical
device with no further increase in the computational costs.
3.4 Silvaco Technology Computer Aided Design
The advent of computer-aided simulations in the design of modern semiconductor
technology has oered several advantages to implement complex mathematical mod-
els in physical device simulations. The computer-aided simulations can complement
the experimental investigations of physical devices because the experiments can be
very expensive and time consuming. Additionally, some specic variations in the
design of devices can be technologically limited [6]. The technology computer aided
design (TCAD) is the electronic design automation that models integrated circuit
(IC) fabrication and device operation [5]. It follows a standard sequence that in-
volves process, device and circuit simulation tools, respectively [11], in implementing
an appropriate methods for device exploration, design, scaling, and optimisation.
The process simulation is an interface tool that involves modelling the mathematical
operations of the physical eects of IC fabrication steps to a feasible technologically
design, whereas, the device simulation accounts for numerical analysis and operation
of the device using physical models. Device simulation can also provide parameters
that are needed to generate compact behavioural models when coupled with process
and circuit simulations. The circuit simulation refers to simulation that includes
elements simulated with device simulation and compact circuit models. It obtains
solution by combining dierent levels of abstraction to model circuits in which com-
pact models for such devices are unavailable or suciently dened.
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The Silvaco software is an interface tool to handle process, device and circuit sim-
ulations data using Athena, Atlas, and MixedMode simulators, respectively [1]. In
this thesis, Silvaco Atlas is used in the modelling, scaling and optimisation of a
non-planar lateral Super-Junction Multi-Gate MOSFET (SJ-MGFET). The Atlas
device simulator is capable of performing 1-D, 2-D and 3-D device simulations of
semiconductor devices. It is also embedded with Virtual Wafer Fab (VWF) In-
teractive Tools such as DeckBuild, TonyPlot, TonyPlot3D, DevEdit, DevEdit3D,
MaskViews, and Optimizer for eective capability as a one comprehensive device
simulation package. The basic operational features of the Atlas device simulator are
described in the following sections.
3.4.1 Meshing
The concept of having a good mesh specication poses a greater challenges in a
modelling of semiconductor device structure. For accurate description of the de-
vice geometry, a mesh denition plays a crucial role in specifying nodes in a device
structure for numerical simulations. The computational time required to derive a
solution of a linear system resulting from a discretisation of partial dierential equa-
tions on a mesh with N nodes is proportional to N, where  has a range from 2  3
[1]. A mesh size should be smaller than Debye length in order to resolve charge
variations in space [11]. A poor mesh will leads to convergence failure, inaccurate
simulation results and increase in computational time. A rened mesh should be
specifying at the channel junctions, electrodes, and any region where there is high
electric elds, abrupt doping or concentration prole. Mesh conguration should
be fully optimised for numerical eciency. The software employs nites element
method by subdividing the simulation domain into smaller regions usually of trian-
gular (or tetrahedral) shape and estimates the dependent variable in the subregion
using polynomial approximation [6]. The Silvaco Atlas simulator allows mesh spec-
ication in 2-D and 3-D rectangular and cylindrical geometries. However, it cannot
combine the two mesh specications together as a single le structure. Mesh 2-D
and 3-D editors, DevEdit and DevEdit3D, can be interfaced with a simulator to
mesh rectangular and cylindrical structures. Specifying structure in rectangular 2-
D geometry involves using the X and Y mesh spacings, while for cylindrical 2-D,
the radial and angular mesh spacings should be dened.
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3.4.1.1 Dening a 3-D Structure in Rectangular and
Cylindrical Parameters
The software allows mesh denition in 3-D geometry for both rectangular and cylin-
drical structures. To activate a 3-D mesh generation, \MESH THREE.D" and
\MESH THREE.D CYLINDRICAL" command has to be dened at the beginning
of the input le for rectangular and cylindrical geometries. The command syntax
for a 3-D geometry is an extension of 2-D syntax; for 3-D rectangular parameter,
X, Y and Z coordinates should be specied while radius, angle and Z directions
are dened for 3-D cylindrical parameter [1]. Figure 3.1 shows the 3-D geometry of
the investigated 1 m gate length non-planar lateral SJ-MGFET [2].
Figure 3.1: 3-D geometry of the investigated 1m gate length SJ-MGFET having a
width of 200 m and a drift length of 3:5 m.
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3.4.2 Material and Model Specications for 3-D Structure
Solid materials in Atlas are classied into three basic group namely: semiconduc-
tors, insulators and conductors. The command syntax \MATERIAL" allows user to
specify classes and composition of the component into region in the device structure.
Material basic properties such as band gap, electron anity, density of states, per-
mittivity and saturation velocities are specied in the code. Compound material can
be dened in addition to a single material by specifying the composition dependent
material parameters like dielectric constants, and saturation velocities. Boundary
conditions such as Ohmic contacts, Schottky contacts, insulated contacts, and Neu-
mann (reective) boundary condition can be specied using syntax \CONTACT"
in the code. Also, X, Y and Z coordinates (rectangular geometry), and radius,
angle and Z directions (cylindrical) should be specied in each command syntax
statement for 3-D structure. Validating a model for eective device simulation in
a certain domain is costly, time consuming [16]. The inclusion of experimental
data is essential for a valid model verication in the simulation. The user needs
to veried the appropriate model by calibrating the simulation with experimental
data. The command syntax \MODEL" enables denition of transport models such
as dependence of mobility on electric eld (low or high), carrier statistics, carrier
generation-recombination, carrier temperature, tunnelling and carrier injection for
each material statement. To dene impact ionization model in the simulation, the
command syntax \IMPACT" should be specied in the code. The software allows
combination of two or more models for eective device simulation depending on the
model compatibility chart as stated by [1]. All the physical models available for 3-D
device are extension of 2-D command syntax.
3.4.3 Numerical Methods for Device 3-D Simulation
Several numerical solution techniques are provided in Atlas in computing the solu-
tions of de-coupled, fully coupled linear and non-linear partial dierential equations
arising from a chosen transport model. The numerical iteration techniques are Gum-
mel, Newton and Block iterations. The Gummel's method solves for each unknown
variable in the equation while keeping the other variables constant, repeating the
sequence until convergence is achieved. This method converges relatively slowly,
but tolerate poor initial guesses. The Gummel method is failing when using lumped
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elements or user dened current boundary conditions [1]. The Newton's method
is a coupled process that solves the equations simultaneously through application
of the Newton-Raphson method for determining the roots of a general non-linear
equation [11]. This method is fast because it can start a very close to a true solu-
tion, and decreases quadratically from one iteration to the other. Newton's method
is the default solver for DD simulations in Atlas. In practice, the Gummel and
Newton methods can be combined, by taking advantage of the fast initial error re-
duction in Gummel's method, coupled with faster and better convergence capability
in Newton's method. Block's method computes subgroups of equations in various
sequences and typically used to solve a lattice heating model or energy balance equa-
tion transport model. However, there is a lot of discrepancy between the default
numerical methods applied in 2-D and 3-D Atlas. The 3-D Atlas does not support
the \BLOCK" iteration with respect to non-linear iteration techniques [1]. The
\GUMMEL" and \NEWTON" iterations are supported for 3-D device simulations,
while \GUMMEL", \NEWTON" and \BLOCK" are available for 2-D device sim-
ulations. The command syntax \METHOD" statement should be specied in the
code to activate any numerical iteration techniques.
3.4.3.1 DC and Transient Solutions
Atlas provides two methods for solving DC linear sub-problems; namely direct and
iterative methods [1]. The direct method is the default solver for 2-D simulations,
whereas the iterative method is the default for 3-D simulations. The 3-D iterative
solver consists of two linear iterative solutions. They are \ILUCGS" (incomplete
lower-upper decomposition conjugate gradient system) and \BICGST" (bi-conjugate
gradient stabilized). Experimental tests have shown that \ILUCGS" provides more
stable current implementation than \BICGST", thus it is dened as the default it-
erative solver in 3-D [1]. Iterative solver can be dene in the code using command
syntax \METHOD" statement. Transient solutions can be computed for piecewise-
linear, exponential, and sinusoidal bias functions in Atlas. These solutions are spec-
ied when a time dependent test or response is required in the device simulation.
The command syntax \TSTOP", \TSTEP" and \RAMPTIME" statements should
be specied to obtain transient solutions for a linear ramp.
61
Simulation Methodology
3.4.3.2 Small-Signal AC Solution
The software also provides solution for obtaining a small signal AC analysis. At-
las computes two types of AC simulation methods; namely single and ramped fre-
quencies. In single frequency, the solution is obtained during a DC ramp with a
predetermined AC signal whereas, for ramped frequency, a linear ramp of range of
frequency is applied at a DC bias point to obtain the AC signal [1].
3.4.3.3 Numerical Methods for SOI
Device simulations of SOI structure require a dierent choice of numerical methods
due its complexity. Since the potential in the p-body (channel) region of SOI body
has no direct contact with any electrode; a numerical convergence problem occurs
when the device is biased during impact ionisation. The problem is more pronounced
in isothermal DD simulations. The \GUMMEL" and \NEWTON" methods should
be combined in the input le to overcome this convergence problem of poor initial
guess in the command syntax \METHOD" statement.
3.4.4 Reading Results from 3-D Device Simulation
The TonyPlot and TonyPlot3D are graphical tools that enable scientic visualisation
in 2-D and 3-D Atlas simulations. They can operate as stand-alone or incorporated
with other VWF Interactive Tools, such as DeckBuild, or Subsystem Power Distri-
bution Box (SPDB) [17, 18]. In 3-D Atlas, the solution log les can be plotted using
the same TonyPlot as for 2-D Atlas since the are essentially also 2-D data. However,
there is a disparity in units of current obtained in the two geometries. The currents
are solved in Amper unit for 3-D, whereas, they are stored as Amper/micrometer
unit in 2-D [1]. Structure les obtained in 3-D Atlas simulations require TonyPlot3D
to be viewed [18]. Atlas also provides an option in TonyPlot3D, that allow les to
be extracted, exported and save in TonyPlot's structure le. This will permits a
1-D cut-line through the simulate device structure, in order to visualise some quan-
tities such as meshing, acceptor/donor concentration, current density, electron/hole
concentration, electric eld, net-doping, absolute net-doping, etc.
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3.5 Breakdown Simulation in 3-D Device
A breakdown voltage in Atlas device simulations is determined when the current
slightly increases above the at shaped pre-breakdown value by a small voltage in-
crement. To obtain a solution in a breakdown simulation can be quite challenging
because a high increase in current by orders of magnitude for a small voltage bias
may lead to convergence problems. The software provides some techniques that
make it easy to trace the avalanche breakdown curve to the highest current values.
These techniques are current boundary conditions (CDC) and compliance param-
eter. In the CDC, the voltages are forced while the currents are being measured
by the command syntax \SOLVE" statement, whereas the compliance parameter
involves limiting the current or voltage on the electrode during a device simulation.
The physical models available for 3-D device breakdown simulations are compati-
ble with 2-D simulations. In 3-D SOI MOSFET breakdown simulation, experience
plays a crucial role in overcoming convergence problem during simulation. In the
simulations, a denser vertical mesh is applied in the p-body under the gate and a
tight lateral mesh spacing at the n-drift/drain junction in order obtain a high peak
of electric eld during impact ionisation as well as improving the avalanche capabil-
ity during charge balanced condition. The command syntax \IMPACT" statement
should be specied for impact ionisation simulation.
3.6 Electro-Thermal Modelling in 3-D Device
The eect of lattice temperature in the SJ-MGFET is investigated in this thesis
aiming at providing an additional thermal conductive path in the device and to
improve uniform distribution of electric eld during avalanche breakdown. In the
electro-thermal simulations, the eect of lattice self-heating on the mobility degrada-
tion in the device is examined due to poor thermal conductivity of silicon dioxide of
the SOI technology. Atlas uses Wachutka's thermodynamic model [19] to implement
lattice heat ow and general thermal environments in a simulation. This model com-
putes the four equations consisting of the Joule heating, heating, and cooling due
to carrier generation and recombination, and the Peltier and Thomson eects in the
simulated device as given by [19]. In 3-D Atlas, the \thermal3D" simulation model
is specied to account for the modelling of lattice temperature in time and space
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invariant in the structure. This model iterative solver considers transport model
equations and self-consistently coupled with a lattice heat ow equation. The Atlas
simulation provides a solution to the equations of lattice heat ow as expressed by
[1]:
Cp
TL
t
= r(k rTL) +H (3.17)
where Cp is the specic heat,  is the density of the material, k is the thermal
conductivity, H is the heat generation and TL is the local lattice temperature.
3.7 Calibrating SJ-MGFET Models
The calibration of the SJ-MGFET requires a simplied procedures from a 2-D
silicon-on-insulator (SOI) MOSFET structure to a 3-D SOI SJ-MGFET geometry.
The procedural steps of modelling a device with the Silvaco Atlas simulator [1] is
shown in Figure 3.2.
Figure 3.2: Atlas command groups with the primary statements.
3.7.1 Modelling a 2-D Silicon-on-Insulator (SOI) LDMOS
The following steps can be followed in modelling a LDMOS (Lateral Double Diused
MOSFETs) fabricated on a silicon-on-insulator (SOI) as shown in Figure 3.3. In
addition, Figure 3.3 depicts the net doping concentration, simulations of the transfer
(ID-VGS) and the output (ID-VDS) characteristics with the electric eld distribution
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during the o-state in the device. When using a commercial simulator Atlas by
Silvaco, one would perform the following steps:
 Run Atlas in the DeckBuild by starting with the command: go atlas
 The structure can be dened using mesh specication as follow:
Mesh space.mult = (value)
x.mesh location = (0.0) spacing = (0.0)
y.mesh location = (0.0) spacing = (0.0)
(The value of x.mesh and y.mesh should be dened from (0.0, 0.0) to (6.5, 6.1)
with appropriate spacing, denser mesh can be specied for region with abrupt
junction, under gate electrode and interface between metal/oxide/semiconductor
contact. For easy referencing the structure can be subdivided into regions such
as source, p-body, n-drift and drain regions.)
 The structure can be specied into region with the appropriate material type and
position parameters in the geometry:
region num=1 x.min=0.25 x.max=6.25 y.min=0 y.max=3.6 silicon
region num=2 x.min=0.0 x.max=6.5 y.min=3.6 y.max=5.6 oxide
region num=3 x.min=0.0 x.max=6.5 y.min=5.6 y.max=6.1 silicon
region num=4 x.min=1.0 x.max=2.0 y.min=-0.03 y.max=0 oxide
region num=5 x.min=0.0 x.max=0.25 y.min=3.0 y.max=3.6 silicon
region num=6 x.min=6.25 x.max=6.5 y.min=3.0 y.max=3.6 silicon
 The electrodes specication can be dened as electrode name = (name) position
parameters:
electrode name=gate x.min=1.0 x.max=2.0 y.min=-0.2 y.max=-0.03
electrode name=source x.min=0.25 x.max=1.0 y.min=0.0 y.max=0.0
electrode name=drain x.min=5.0 x.max=6.25 y.min=0.0 y.max=0.0
 The doping of the structure is specied with referencing to region number, analyt-
ical doping proles such as uniform, Gaussian, or complementary error function
can dened with the dopant type, dose and position parameters:
doping uniform conc=1e15 p.type reg=3
doping gauss n.type conc=1e20 char=0.1 lat.char=0.1 reg=1 x.r=0.75 y.min=0
y.max=2.80
doping gauss n.type conc=1e20 char=0.1 lat.char=0.1 reg=1 x.l=5.05 y.min=0
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y.max=3.275
doping gauss n.type conc=1e15 char=0.1 lat.char=0.2 reg=1 x.r=4.98 x.l=1.5
y.min=0 y.max=3.4
doping gauss p.type conc=2.5e17 char=0.15 lat.char=0.1 reg=1 x.r=1.39 x.l=1.05
y.min=0 y.max=3.35
doping gauss p.type conc=2.5e17 char=0.15 lat.char=0.1 reg=1 x.min=0.25 x.max=1.0
y.min=2.85 y.max=3.35
doping uniform conc=1e19 p.type reg=5
doping gauss n.type conc=1e20 char=0.1 lat.char=0.1 reg=6 y.min=3.0 y.max=3.275
doping gauss n.type conc=1e15 char=0.2 lat.char=0.1 reg=1 x.r=5.8 x.l=0.2
y.min=2.5 y.max=3.6
 Save and import le as structure outle = (output lename.str);
save outf=SOI-LDMOS.str
 The next step is to specied the model(s), contact electrode, and interface charge
between the metal-oxide-semiconductor contact:
models dmob, srh print (DD model)
impact selb (impact ionisation model)
contact name=gate n.poly
interface qf=3e10
(The choice of model depends on the material, structure size and type of simula-
tion.)
 Numerical solver is selection for the simulation using solve statement:
solve init
method gummel newton trap maxtraps=10 climit=1e-4 ir.tol=1e-35 ix.tol=1.e-35
 The solve, load, and save statements should be specied after numerical solver:
 The results analysis is using extract, tonyplot log and structure les:
tonyplot SOI-LDMOS.log
tonyplot SOI-LDMOS.str
 To quit/end the simulation type the command: quit.
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(a) 2-D structure of a SOI-LDMOS. (b) Net doping concentration in the device.
(c) ID-VGS at low and high drain biases. (d) ID-VDS with a drift length of 3:5 m.
(e) ID-VDS at the breakdown voltage during
the device o-state. (f) Electric eld distribution at BV.
Figure 3.3: A 2-D structure of a SOI LDMOS with the transfer and output charac-
teristics having a breakdown voltage of 58 V during the device o-state.
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3.7.2 3-D Device Simulations of the SJ-MGFET
A model of the 1 m gate length SJ-MGFET is calibrated to experimental char-
acteristics of a non-planar lateral SJ multi-gate MOSFET (SJ-MGFET) fabricated
within a silicon-on-insulator (SOI) technology [20] by reproducing its transfer (ID-
VGS) characteristics. The micrometer scale of the device dimensions implies that a
drift-diusion (DD) transport approach will be sucient to describe carrier trans-
port process in the device. The DD carrier transport model is carried out with
dierent doping proles in the SJ drift region of the device. The initial doping
concentration of the n-pillar (nn) is calculated from the expression given by [21]:
nn = 1:41 1012  7=6  !( 7=6) (cm 3) (3.18)
where ! is the width of the n=p pillar of SJ device (! = Wn = Wp) and  is the
optimal doping coecient (0 <  < 1) for vertical or lateral SJ device which is 1
2
or 1
3
, respectively. Equation (3.18) provides a value of nn = 7:41016 cm 3. A
charge balanced simulation is carried out by varying the doping concentration of
the p-pillar (np) while keeping the nn constant until a maximum breakdown voltage
is achieved. The Silvaco 3-D Atlas simulator is used to design the device geome-
try and doping prole in order to achieve optimal device performance in sub-100 V
power applications. The carrier mobility is simulated using analytic low-eld model
(ANALYTIC), and parallel electric eld dependence model (FLDMOB). Shockley-
Read-Hall (SRH) model is used for carrier generation-recombination process in the
simulated device, while Selberherr model is specied for the impact ionization pro-
cess during o-state simulation. The device doping prole is assume to be a gaussian
doping prole specied between the source/p-body and the p-body/drain to min-
imise and prevents short-channel eects (SCEs). A heavily doped n+ polysilicon
gate electrode is specied with a work function of 4:12 eV dened.
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Figure 3.4 shows the comparison of the ID-VGS of the experimental and the sim-
ulated SJ-MGFET at a drain bias (VDS) of 0:1 V . The simulation in Figure 3.4
is carried out using the analytic low-eld (ANALYTIC), and parallel electric eld
dependence (FLDMOB) mobility model depicting a good agreement with the exper-
imental characteristics. The data validation is carried out at a VDS = 0:1 V in order
to have a fair comparison with the experimental behaviour. The device simulations
at elevated drain bias is investigated and analysed in Chapter 4.
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Figure 3.4: Calibrated transfer (ID-VGS) characteristics of the SJ-MGFET with the
experimental data at VDS = 0:1 V with Ldrift = 3:5 m, Wside = 2:7 m, and W =
200 m.
3.7.3 Simulation Flowchart for Modelling of the SJ-MGFET
The simulation is carried out with procedural steps ranging from a specication of
the device mesh structure to a grid renement. In order to avoids convergence prob-
lem and reduces computational time, a denser mesh is applied at channel, material
boundaries, and p n junctions in the device geometry. The 3-D SJ-MGFET struc-
ture is split into various regions with the electrodes, materials and doping prole
specied in each region.
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Table 3.1 shows the physical parameters of the SJ-MGFET geometry used for the
device simulations. Figure 3.5 shows a simplied simulation owchart of the SJ-
MGFET while Figure 3.6 depicts the net doping concentration (cm 3) prole of the
device structure.
Table 3.1: The Physical Parameters for Device Simulations of the SJ-MGFET.
Parameter Value
Gate length, Lgate (m) 1:0, 0:5, 0:25
Gate oxide thickness (nm) 35, 18, 9
Channel length, Lch (m) 0:5, 0:25, 0:125
SOI layer thickness (m) 3:6
SJ drift region length, Ldrift (m) 2:5, 3:5, 4:75, 6:0 and 7:5
n-pillar width, 2:Wn (m) 0:6
n-pillar doping concentration, nn (cm
 3) 7:41016
p-pillar width, Wp (m) 0:3
p-pillar doping concentration (cm 3) 1:551017
p-substrate thickness (m) 5:0
p-substrate doping concentration (cm 3) 1:01015
p-body doping concentration (cm 3) 2:51017, 1:01018, 1:01019
p+ sinker doping concentration (cm 3) 1:01019
Buried oxide thickness (m) 2:0
Top channel surface width, Wtop (m) 0:6
Side channel width, Wside (m) 2:7
n+ source/drain doping concentration (cm 3) 1:01020
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(a) Formation of the active p-substrate
layer underlay in a 3-D device domain.
(b) Buried oxide (BOX) deposited on the
p-substrate layer.
(c) U -shaped n-pillar formed on the BOX
in a 3-D device domain.
(d) SJ drift region of n=p-pillars formed on
the buried oxide layer.
(e) Modelling of the drain contact on the
BOX in a 3-D device domain.
(f) Formation of the source contact on the
BOX in a 3-D device domain.
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(g) p-body contact formation in a 3-D de-
vice domain.
(h) Filling the deep trench isolation (DTI)
with a silicon dioxide.
(i) Gate oxide layer in the embedded
trench-gate structure.
(j) Deep trench etching at the source and
drain side contacts in a 3-D device domain.
(k) Formation of the polysilicon embedded
trench-gate in a 3-D device domain.
(l) Metallisation of the source and drain
contacts.
Figure 3.5: A Flowchart for the Device Simulation of the SJ-MGFET
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Figure 3.6: Net doping concentration (cm 3) prole of the device structure.
3.8 Conclusion
In this chapter, detail description of how the Silvaco Atlas commercial device simu-
lator can perform predictive analysis of electrical characteristics of a physical device
with selected carrier transport models and obtain a numerical solution in a 2-D
or 3-D structure is explained. The choice of the drift-diusion transport model in
modelling of semiconductor devices have been argued by the dimensions of the inves-
tigated device and by a need to have full 3-D device domain considered. In addition,
the choice of the drift-diusion transport model is driven by a need to simulate the
3-D device under a very large applied bias with an electro-thermal model which
accounts for lattice self-heating eects by considering carrier transport of electrons
and holes self-consistently coupled with thermal model. Emphasise has been made
on the importance of obtaining a solution during impact ionisation modelling aim-
ing at improving device avalanche capability and the need for eective calibration
technique in achieving the best match between the experimental ID-VGS characteris-
tics and the simulated characteristics of a device. Conclusively, the procedures and
techniques in Silvaco Atlas (2-D and 3-D) device simulation software with its pre-
dictive and insightful capabilities as an eective tool for semiconductor technology
development is presented.
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Chapter 4
Optimisation of Lateral Super-Junction
Multi-Gate MOSFET (SJ-MGFET) for
High Drive Current and Low Specic
On-Resistance in Sub - 100 V
Applications
4.1 Chapter Summary and Original Contributions
The LDMOS (Lateral Double Diused MOSFETs) technology based on super-
junction (SJ) design has been widely employed for various voltage applications such
as domestic and oce electronics appliances, automotive, military, and industrial
control [1]. The super-junction (SJ) power MOSFET has shown a signicant im-
provement in the trade-o relationship between the breakdown voltage (BV ) and
the specic on-resistance (Ron;sp). This is improvement is achieved with a heavily
doped alternating n{ and p{ pillars in the drift region because the SJ design bene-
ts from charge-compensation between these alternating n{type and p{type regions.
During the o-state when the n-pillars are fully depleted, the vertical electric eld
component is a function of the lateral position in the drift region. In order to achieve
a high breakdown voltage, the depth of the columns is increased without decreasing
the doping concentration [1, 2]. Considering that an optimal doping concentration
is set for a specic breakdown voltage, the n-pillar doping concentration can be
increased to be inversely proportional to the pillar width resulting in a reduction of
the on-resistance. This n-pillar doping concentration increase will subsequently lead
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to a linear relationship between the BV and Ron;sp [2]. However, the adaptation of
lateral SJ transistor technology for low voltage (<200 V) applications has not been
successful due to the fact that the channel resistance in a lateral SJ design becomes
comparable to the drift region resistance at low voltage ratings. This is as a result
of the minimum pillar width in the SJ drift region becoming similar to the built-
in depletion region. On-resistance of the minimum pillar width cannot be further
reduced and design variations of the SJ transistor are thus very limited [3, 4].
In this work, the potential of a non-planar SJ silicon MOSFET technology to be used
as integrated power transistor with applications in power switching and ampliers
using physically based 3-D TCAD simulations [5] is explored. The experimental
characteristics of the non-planar SJ multi-gate MOSFET (SJ-MGFET) fabricated
within a silicon-on-insulator (SOI) technology [6] is analysed by reproducing its
I-V characteristics and the breakdown voltage . The original contributions are as
follows:
 The application of 3-D Atlas simulations to investigate variation in the device
architecture and improve device performance by optimising doping prole under
charge imbalance principle in the SJ unit.
 An investigation of the avalanche capability of the simulated SJ-MGFET during
o-state aiming at achieving a uniform electric eld in the drift region by a
redistribution of electron current crowding near the top of n-pillar SJ unit.
 Using drift-diusion (DD) transport models self-consistently coupled with electro-
thermal model to simulate and optimise device design in order to mitigate the
eect of lattice self-heating during the device on-state operations.
 C-V analysis of the optimised SJ-MGFET with a small AC signal model thereby
quantifying the capacitance (C) and the conductance (G) eects, respectively, to
allow further optimisation of the structure to meet dierent applications.
 An improvement in the gures-of-merit (FoM) between the BV and the specic
on-resistance (Ron;sp) of the optimised SJ-MGFET device.
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Figure 4.1: 3-D geometry of the investigated 1 m gate length SJ-MGFET having
a width of 200 m and a drift length of 3:5 m.
4.2 Device Structure of the 3-D SJ-MGFET
The SJ-MGFET investigated in the thesis has a relatively complex 3-D design per-
mitted by the application of non-planar SOI technology [6]. The transistor consists
of a deep trench gate with a heavily doped alternating U-shaped n-type and p-
type doping pillars forming a drift region. The schematic of the device simulation
domain with the cross-sectional views is illustrated in Figure 4.1 and Figure 4.2
(all dimensions are in m). This transistor design follows closely the architecture
of SJ-MGFETs reported in [6, 7]. The whole transistor structure is grown on a
buried oxide layer to mitigate the eect of substrate-assisted depletion (SAD) [8{
10]. The SJ-MGFET has a 1 m gate length trenched in the channel of 0:5 m
length, creating a top surface (Wtop) and a side wall (Wside) enclosure in the channel
(a non-planar technology). This forms a multi-gate structure in the channel aim-
ing at reducing the channel resistance and redistributing electron current crowding
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(a) Cross section: A - A0 (b) Cross section: B - B0
(c) Cross section: C - C0 (d) Cross section: D - D0
Figure 4.2: A 2-D cross-sectional views at the locations indicated by X - X0 (X=A,
B, C and D) in the investigated 1 m gate length SJ-MGFET.
near the peak of the n-pillar in a SJ unit. The trench gate depths ranging from
1:5 m - 3:0 m in a step of 0:3 m is carefully examined . It is observed that the
dierence in the doping concentration of the SJ n{ and p{pillars becomes smaller
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as the trench gate depth is increased, also reported by [7]. A trench gate depth
of 2:7 m (Wside) is chosen to create an eective pathway to the SJ drift region.
The deep trench source and drain contacts provide an eective 3-D current density
distribution in the structure that ensures uniform conducting ow with the deep
trench isolation (DTI) separating each SJ unit. A dierent dimension of buried
silicon dioxide (Si02) ranging from 0.5 m to 5.0 m has been studied in order to
minimise the eect of substrate-assisted depletion (SAD) [8, 11] and mitigate the
degradation of current during self-heating. The self-heating management should
ensure a good thermal conductive path for the dissipated heat in the active device
region to the substrate (due to a poor thermal conductivity of Si02 (1:4 W/m-K)
compared to silicon (140 W/m-K)) [12, 13]. Thus, 2 m is chosen as the depth of
the buried oxide. The doping concentration of n{ and p{pillars are nn and np with
Wn and Wp their widths of 0:3 m, respectively. The peak doping concentrations
in the p-type substrate and the n-type source/drain contact are 11015 cm 3 and
11020 cm 3, respectively. Note that a design of this doping prole has to prevent
a current leakage and a punch-through in the device.
4.3 3-D TCAD Simulations of the SJ-MGFET
The study is carried out with a 3-D commercial device simulator Atlas by Silvaco [5]
using a drift-diusion (DD) transport approach. In the DD transport approach, the
carrier mobility model plays a central role. Since electrons are the major carriers
in the SJ-MGFET, the Caughey-Thomas electron mobility model [14] is employed
which can be expressed as:
e = 1(
TL
300K
)e +
2(
TL
300K
)e   1( TL300K )e
1 + ( TL
300K
)e( N
Ncrit
)e
(4.1)
where e is the doping and temperature dependent low eld electron mobility, while
1 and 2 are the rst and second term mobility components, Ncrit is the electron
concentration between 1 and 2. N is the total impurity concentration, TL is the
lattice temperature, and e, e, e, and e are the doping and temperature coe-
cients for electrons. The following electron mobility parameters are used: 1= 55:24
cm2/V.s, 2= 1429:23 cm
2/V.s, Ncrit = 1:072  1017 cm 3, e = 0:0, e =  2:3,
e =  3:8, e = 0:73. All these parameters are default for the Caughey-Thomas
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mobility model in Atlas [14]. Transfer (ID-VGS) and output (ID-VDS) characteristics
of the SJ-MGFET at dierent voltage ratings will be compared with the reported
experimental data [6] including the breakdown voltage (BV ). In addition, the degra-
dation of the current induced by self-heating (as a result of power dissipation and
a low thermal conductivity of the buried oxide layer) is also investigated. Finally,
a doping prole and 3-D geometry of the SJ-MGFET are optimised to increase the
BV and to minimise device specic on-resistance (Ron;sp). In 3-D electro-thermal
simulations, a heat transport equation is solved, which can be written as:
C
TL
t
= r(k rTL) +H (4.2)
where C is the temperature-dependent heat capacitance per unit volume in real
space, k is the temperature-dependent thermal conductivity in real space, H is the
heat generation and TL is the local lattice temperature. Placement of the ther-
mal contacts in the device along the x, y, and z axes has been carefully examined
because the choice of thermal boundary conditions determines the degree and distri-
bution of temperature within the structure [15]. Thermal contacts are positioned at
a bottom, and at the electrodes (source and drain), with all contacts set to 300 K
in order to achieve a real time self-heating eect that has occurred in measure-
ments [16, 17]. The switching performance of the SJ-MGFET is investigated with
the aim of quantifying its capacitance (C) and conductance (G) eects, respectively,
to allow further optimisation of the structure to meet dierent applications. The
capacitive behaviour of the device is a function of the inversion, depletion and accu-
mulation states [18, 19]. The C-V characteristics in the simulations at a frequency
of 1 MHz in order to quantify the junction capacitances and the doping concentra-
tion of the substrate is studied. In addition, the resultant eect of the gate-drain
capacitance (Cgd) and the gate-source capacitance (Cgs) on the gate capacitance Cg
is investigated.
4.3.1 On-State Simulations
The transfer (ID - VGS) characteristics of the simulated SJ-MGFET with Ldrift =
3:5 m, and W = 200 m are obtained in the on-state while maintaining the opti-
mum charge balanced conditions of nn = 6:41016 cm 3 and np = 9:851016 cm 3,
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Figure 4.3: (a) Transfer (ID-VGS) characteristics of the simulated SJ-MGFET with a
trench depth (Wside) of 2:7 m and a gate oxide thickness (tox) of 35 nm in compar-
ison with experiment data at VDS = 0:1 V . (b) Output (ID-VDS) characteristics of
the SJ-MGFET with Ldrift = 3:5 m, Wside = 2:7 m, and W = 200 m at indicated
gate voltages in a step of 2:0 V .
respectively. Figure 4.3 (a) compares the transfer characteristics (ID-VGS) of a simu-
lated transistor with experimental measurements at a drain bias (VDS) of 0:1 V . The
simulations in Figure 4.3 (a) is carried out using the analytic low-eld (ANALYTIC)
mobility model only as opposed to the simulation results shown in Figure 3.4. The
experimental transistor shows a linear dependence above a gate bias (VGS) of 4 V till
a saturation on-set at about 12 V exhibiting a more resistive behaviour in the device
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body than observed in simulations. This increase in the resistivity of the channel
occurring in experimental [6] ID-VDS characteristics is caused by the loss of a gate
control because the deep trench gate fabrication is technologically limited and does
not fully encompass the p-body of the device (see Figure 4.1). The simulations are
in excellent agreement with experimental observations up to an elevated VGS of 4 V .
Above VGS = 4 V , the simulations show typical transistor switching characteristics
when the drain current increases before reaching a saturation point (VGS  14 V).
Note here that the drain current is normalised per width of the non-planar transistor
in order to be able to make a fair comparison with planar SJ-MOSFET technology.
A threshold voltage of approximately 1:8 V has been obtained by interpolating a
linear region of the ID-VGS characteristics at a low drain bias of 0:1 V . Figure 4.3 (b)
shows the output characteristics (ID-VDS) with a maximum saturation drain current
over 650 mA/mm at a VGS of 10 V at VDS = 5 V . The ID-VGS characteristics of
the simulated SJ-MGFET at drain bias of 1 V and 10 V are investigated as shown
in Figure 4.4, aiming at achieving a high drive current at an elevated gate voltage.
Since the electron current density distribution is limited by the channel-carrier mo-
bility, this leads to saturation in the drain current as the gate voltage increases due
to carrier-scattering mechanisms in the simulated device channel.
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Figure 4.4: Transfer (ID-VGS) characteristics at low and high drain biases of 1 V
and 10 V in both linear and log. scales of the simulated SJ-MGFET with a trench
depth (Wside) of 2:7 m and a gate oxide thickness (tox) of 35 nm.
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4.3.2 Electro-Thermal Modelling
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Figure 4.5: Output characteristics of the SJ-MGFET with Ldrift = 3:5 m and W =
200 m obtained from the electro-thermal simulations at indicated gate voltages in a
step of 2:0 V comparing simulations when the self-heating is excluded and included.
In this thesis, the eect of lattice temperature on the SJ-MGFET is investigated,
and examined ways of dissipating the distributed heat in the drift region into the
p-substrate aiming at reducing mobility degradation in the device. Figure 4.5 com-
pares the previous on-state simulations with the electro-thermal simulations which
account for the eect of lattice temperature on ID-VDS characteristics. The heat-
per-Joule eect exhibits itself by the reduction of conductance in the saturation
region of the drain current which is more pronounced at high drain biases. The
SOI transistor architecture suers from enhanced self-heating issues because of the
low thermal conductivity of silicon dioxide. Therefore, a variation of the SOI based
design when a fully deployed buried oxide (BOX) substrate in the partially depleted
SOI SJ-MGFET is replaced by a partial BOX with opening under the drain is stud-
ied as illustrated in Figure 4.6(a). The partially buried oxide transistor architecture
aims to provide an additional thermal conductive path for the dissipated heat to a
substrate and enhance uniform distribution of electric eld at breakdown. This is
because the thermal window alleviates the low thermal conductivity of BOX and
limits the total temperature rise in the device by allowing the heat to dissipate
through the opening in the device SOI structure.
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Figure 4.6: (a) 2-D schematic of the partially buried oxide with opening at the drain
for Ldrift= 3:5 m, and Wside = 2:7 m. (b) ID-VDS characteristics of the electro-
thermal simulations comparing a transistor design with and without the thermal
window for Ldrift= 3:5 m, Wside = 2:7 m, and W= 200 m at VGS = 10 V and
VDS = 50 V .
Figure 4.6 (b) shows the ID-VDS characteristics of the SJ-MGFET with fully buried
oxide (SOI technology) compared to the ID-VDS characteristics of the SJ-MGFET
which uses only a partially buried oxide (thermal window) architecture. Both I-V
characteristics are obtained from the electro-thermal simulations. At a gate bias of
10 V and a drain voltage of 50 V , the current decreases about 7:5% due to the self-
heating when compared to the device with an ideal heat dissipation (the ideal heat
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dissipation means that a lattice temperature in the whole device would be at kept
at room temperature of 300 K). When the SJ-MGFET is designed using a thermal
window as shown in Figure 4.6 (a); the current decrease seen in Figure 4.6 (a) is
less than 3% as a result of redistribution of temperature in the substrate through
the additional heat conductive path. This current decrease is relatively very small
suggesting a quite limited eect of the thermal window in the transistor architecture.
4.3.3 O-State Simulations
The eect of varying the drift region lengths on the BV is carefully examined.
The SJ-MGFET architecture is redesigned and simulated with two dierent Ldrift
of 3:5 m and 6:0 m, respectively, during the o-state while maintaining the same
trench gate depth (Wside) of 2:7 m with alternating U-shaped n/p{ SJ drift region
pillar width of 0:3 m since the charge induced by the SJ n-and p-pillars should
provide a mirror symmetry of each other in order to ensure charge compensation
during the o-state. However, a cross-sectional area of the n-pillar (An) is larger
than that of the p-pillar (Ap) as shown in Figure 4.1. This leads to asymmetry in
a SJ unit and results in a charge imbalance in the drift region. In order for the SJ
unit to sustain a maximum voltage and achieve a fully depleted drift region before
a breakdown, the total charge Q has to satisfy the relation [2]:
Q < "s(
EC
q
) (4.3)
where EC is the critical electric eld of silicon, "s is the permittivity of silicon and q is
the elementary charge. In other words, the doping concentration of the p-pillar (np)
should be greater than the n-pillar (nn). This will ensure that the average charge
in the depleted SJ unit tends toward zero. Figure 4.7 depicts the eect of charge
imbalance in the SJ unit on the BV . The variation along the drift region has no
eect on the charge imbalance. This is due to the xed ratio between cross-sectional
areas of the two SJ pillars. The charge balance condition tends to shift toward the
highly doped acceptor side for each dose variation in the p-pillar region. This is
a result of substrate-assisted depletion eect and a volume dierence between the
p-pillar and the n-pillar in the SJ region.
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Figure 4.7: The eect of charge imbalance on the BV in SJ-MGFET with Wside =
2:7 m and Wn = Wp = 0:3 m, comparing two device widths of Ldrift = 3:5 m
and 6:0 m during o-state.
4.4 On-State Simulations For Dierent SJ Drift
Region Lengths
The on-state simulations are carried out for various the SJ drift region lengths by
varying the drift region length from 1:5 m to 7:5 m in a step of 1:25 m under
a charge balanced condition while maintaining the same the gate length of 1:0 m,
channel length of 0:5 m, and source/drain contact of 1:0 m/1:5 m, respectively.
Figure 4.8 shows output (ID-VDS) characteristics of the SJ-MGFET during on-state
for dierent SJ drift region lengths of 2:5 m, 4:75 m, 6:0 m and 7:5 m. It
is observed that the SJ-MGFETs oer saturation drain current of 825 mA/mm,
715 mA/mm, 668 mA/mm and 615 mA/mm at a VDS of 10 V with VGS = 10 V for
a SJ drift region length of 2:5 m, 4:75 m, 6:0 m and 7:5 m, respectively. The
drain current reduces as the drift region length increases due to the increase in the
on-resistance between the source and the drain contacts.
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Figure 4.8: Output (ID-VDS) characteristics of the SJ-MGFET at dierent gate
voltages for various SJ drift region lengths of 2:5 m, 4:75 m, 6:0 m and 7:5 m.
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4.5 Electric Field Distribution
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Figure 4.9: (a) Contour plot of the electric eld distribution at the surface of the
SJ-MGFET during the o-state with Ldrift= 3:5 m, and Wside = 2:7 m under a
charge balance condition. (b) Lateral electric eld distribution at the surface of a
drift region along the E-E0 cutline between the interface of the n{ and the p{pillars
during the o-state under a charge balance condition with Wside = 2:7 m, Ldrift=
3:5 m, and dn pillar = 3:6 m.
Figure 4.9 (a) shows the contour plot of the electric eld at the surface of the SJ-
MGFET during o-state under a charge balance with Wn = Wp = 0:3 m and Ldrift
= 3:5 m. High electric eld can be observed at the gate edge under Wtop, with n{
and p{ pillars mutually depleted resulting in uniform distribution of electric eld in
the drift region. The SJ-MGFET will undergo avalanche breakdown at the junction
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between the p-body and the n-pillar when the electric eld reaches a critical value,
EC , of approximately 5:5105 V/cm .
Figure 4.9 (b) shows the lateral electric eld distribution at a surface during o-state
under charge balance condition. The fully depleted SJ drift region shows two peak
electric elds (PK1 and PK2) at the gate (Wtop and Wside) edge and the p-pillar/n
+
drain junction, respectively. The surface peak electric eld at the edge of the gate
electrode can be relaxed by using a metal eld plate aiming at redistributing electron
current crowding near the junction between the p-body and the n-pillar.
4.5.1 Potential Distribution
Figure 4.10 shows the potential distribution in the device along the A-A0 cut-line
during the o-state under a charge balance condition. The slope of the potential
determines electric eld distribution at a breakdown voltage in the SJ structure.
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Figure 4.10: Potential distribution prole along the A-A0 cut-line in the o-state
under a charge balance for the SJ-MGFET with Ldrift of 3:5 m, Wn = Wp =
0:3 m, and Wside = 2:7 m.
A breakdown of 65 V is obtained for Wside = 2:7 m, and Ldrift= 3:5 m which
corresponds to an average lateral electric eld of 18:6 V /m.
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4.6 Gate Capacitance and Conductance
Extractions Using AC Analysis
In the simulations, the C-V analysis is carried out with a small signal A:C response
by performing a two carrier solution, thereby extracting the gate overlap capacitance
and conductance in the SJ-MGFET structure. Figure 4.11 (a) shows the Cg and
Gg of the device in the C-V simulation. In the on-state when the gate is reverse
biased, the p-body area situated in the proximity of the gate is switched on to an
accumulation state and the n-pillar is maintained in an inversion state; when the
gate is forward biased, the p-body area changes to an inversion state and the n-
pillar switches to an accumulation state. An overall Cg of approximately 0:01 pF is
achieved, which is the summation of Cgs and Cgd.
Figure 4.11 (b) depicts the dependence of the output capacitance (Coss = (Cds +
Cgd)) on the drain source voltage (Vds) during small-signal AC analysis at 1 Mhz.
Drain-source capacitance (Cds) is the dominant factor at drain biases of Vds < 22 V
in which the Coss is directly proportional to it. However, as the drain voltage
increases beyond Vds > 30 V ; the gate-drain capacitance (Cgd) plays an active
role in the total resultant eect of Coss of the device. The SJ-MGFET exhibits
Ron;sp.Coss = 445 m
.pF in the Coss - Vds characteristics at Vds = 50 V which is
approximately one-tenth and one-fth of the D-MOSFET and FP-MOSFET, re-
spectively [20].
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Figure 4.11: (a) Gate capacitance and conductance plotted as function of the gate-
source voltage Vgs at A:C signal of 1 MHz with Ldrift = 3:5 m, Wside = 2:7 m.
(b) The dependence of the Coss, Crss and Cds on the Vds at small signal A:C analysis
of 1 MHz.
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4.7 Transient Simulation of SJ-MGFET as a Switch
Figure 4.12 shows a simple circuit which utilises SJ-MGFET as a switch with its
drain terminal D connected to the supply voltage drive VDD via the external resistor
of RL acting as a load resistance. The device is biased between the cut-o region
and the saturation region with its source terminal S grounded.
Figure 4.12: SJ-MGFET functioning as a switch.
Figure 4.13 (a) and Figure 4.13 (b) show the SJ-MGFET turn-on simulation as
a switch when the device is ramped to VGS = 10 V and VDD = 50 V neglect-
ing the circuit resistance Rc and the stray inductance Ls. An external resistor of
1 k
 is used to simulate a low load resistance path between the drain and the
drive. Hence, the SJ-MGFET oers a better switching turn-o time (toff ) of ap-
proximately 1:0 ns compared with the planar gate double diused MOSFETs (D-
MOSFETs) (toff = 18:5 ns) and the eld-plate trench MOSFETs (FP-MOSFETs)
(toff = 1:1 ns) at the same voltage rating [20].
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Figure 4.13: Switching waveforms of the SJ-MGFET turn-on simulation as a switch
when the device is ramped from the cut-o region into saturation region against
time (s) in a (a) linear scale (b) log. scale.
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4.8 Specic On-Resistance of the Optimised
SJ-MGFET
Figure 4.14 illustrates the specic on-resistance prole along the A-A0 cut-line of
the SJ-MGFET under a charge balance condition with Wside = 2:7 m, and Ldrift=
3:5 m. In comparison with conventional SJ-LDMOSFET technology at the same
voltage rating and channel length, the SJ-MGFET oers Ron;sp of 8:9 
.cm
2 and
0:204 m
.cm2 at both the channel and the drift regions, respectively, corresponding
to 88% and 56% reduction [7]. It is also observed that the simulated and optimised
SJ-MGFET, unlike the conventional planar gate SJ structure, can make of use of the
deep trench gate to redistribute electric eld crowding near the peak of the n-pillar
thereby reducing the channel and the drift resistances.
 Conventional SJ-SOI LDMOSFET
 SJ-MGFET Wside=2.7 m
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Figure 4.14: Ron;sp proles along the A-A
0 cut-line in the on-state for the SJ-MGFET
with Ldrift of 3:5 m, Wn = Wp = 0:3 m, and Wside = 2:7 m.
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4.9 Trade-O Between the Specic On-Resistance
and the Breakdown Voltage
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Figure 4.15: Specic on-resistance as a function of the breakdown voltage of the
optimised SJ-MGFET at drift lenghts of 2:5 m, 3:5 m, 4:75 m, 6:0 m and
7:5 m are compared with the reported conventional LDMOSFETs [21, 22] and
conventional SJ-LDMOSFETs [23{26].
The trade-o between the BV and the Ron;sp for the simulated SJ-MGFET, fab-
ricated SJ-LDMOSFET and SJ-FinFET are compared with the ideal silicon limit
and with several conventional LD-MOSFETs in Figure 4.15. The simulations of the
SJ-MGFET show a low Ron;sp of 0:21 m
.cm
2 and a BV of 65 V with dn pillar =
3:6 m and Ldrift = 3:5 m. This leads to 68%, 52% and 15% reduction in Ron;sp
compared to the fabricated SJ-LDMOSFET, fabricated SJ-FinFET and simulated
SJ-FinFET at the same BV rating, respectively. In addition, the SJ-MGFET oer
the following specic on-resistances and breakdown voltages at various drift region
lengths as follows: a Ron;sp of 0:15 m
.cm
2 and a BV of 53 V with Ldrift = 2:5 m;
a Ron;sp of 0:29 m
.cm
2 and a BV of 79 V with Ldrift = 4:75 m, a Ron;sp of 0:46
m
.cm2 and a BV of 98 V with Ldrift = 6:0 m, and a Ron;sp of 0:74 m
.cm
2 and a
BV of 121 V wit Ldrift = 7:5 m.
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4.10 Conclusion
The optimisation of doping prole of the 1 m gate length SJ-MGFET using Sil-
vaco TCAD simulations has shown that the FoM of this non-planar transistor can be
substantially improved. The drive current has increased by 41% from 380 mA/mm
to over 650 mA/mm, while the o-current decreased from 410 2 mA/mm to
210 4 mA/mm, respectively [6], demonstrating a big advantage of the multi-gate
device architecture to reduce leakage current. The optimisation of the SJ-MGFET
doping prole gives an on-o ratio of 5106 with a saturation drain current of ap-
proximately 1000 mA/mm obtained at a drain voltage of 10 V and a gate voltage of
20 V . The application of 3-D TCAD simulations of the SJ-MGFET has been able
to optimise the overall device design for a better trade-o between the BV and the
Ron;sp for sub-100 V rating applications. The optimised SJ-MGFET has achieved
15% reduction in Ron;sp from 0:25 m
.cm
2 to 0:21 m
.cm2 when compared with a
simulated SJ-FinFET at a BV of 65 V [6]. With the trench gate and optimised fully-
depleted SJ multi-gate architecture, the structure can oer a superior performance
in achieving a maximum breakdown voltage, a minimum specic on-resistance, and
excellent FoM.
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Chapter 5
Scaling and Optimisation of Lateral
Super-Junction Multi-Gate MOSFET for
High Drive Current and Low Specic
On-Resistance in Sub { 50 V Applications
5.1 Chapter Summary and Original Contributions
A scaling aimed at increasing physical density of transistors per chip area, increas-
ing switching speed, and improving power capability delivers to smaller Power In-
tegrated Circuits (PICs) with improved eciency thanks to technological improve-
ments in CMOS design. The complementary advantage of device dimension reduc-
tion is a linear increase in the drive current as the channel length decreases, and
the switching losses decrease as the gate capacitance decreases. In order to sus-
tain these two benets simultaneously and not compromising other parameters, the
overall device dimensions have to be scaled down rather than the physical chan-
nel length only [1]. Scaling of LDMOS (Lateral Double Diused MOSFETs) based
on a super-junction (SJ) concept ensures a high transconductance with improved
frequency response and a low specic on-resistance (Ron;sp) for applications such
as power management, domestic and oce electronics appliances, automotive, mil-
itary, and industrial control [2]. The two dimensional (2-D) eects of scaling of
the gate oxide thickness (tox), the buried oxide (BOX), and the silicon thickness
in a short-channel (SC) ultrathin SOI MOSFETs have been reported for a better
suppression of the junction leakage current and power [3, 4]. However, the scaling
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theory applicable to a bulk MOSFET and a single-gate MOSFET cannot be fully
implemented in a SJ multi-gate MOSFET, because of the disparity in distributions
of electric eld as a result of the asymmetric SJ device doping prole [5{7].
In this work, the three dimensional (3-D) eects of scaling of a non-planar SJ silicon
MOSFET transistor by a factor S is examined, which can be used as an integrated
power transistor with applications in power ampliers and switching. It is observed
that the scaling requires a subsequent optimisation of the SJ unit. The non-planar
lateral SJ multi-gate MOSFET (SJ-MGFET) has been fabricated within a silicon-
on-insulator (SOI) technology [8]. The scaling and the optimisation of the non-
planar SJ SOI MOSFET [9] is performed by physically based 3-D TCAD simulations
using a drift-diusion (DD) transport model [10]. This SJ multi-gate (MG) FET (SJ-
MGFET) is optimised using a calibration of the simulations against experimental
characteristics by reproducing its I-V characteristics and the breakdown voltage
(BV ). Later, a better calibration with a dierent DD transport approach in the
simulations is carried out to analyse scaling of the device dimensions in order to
improve major device gures-of-merit (FoM) including a drive current, a switching
capability, a breakdown voltage (BV ), and a specic on-resistance (Ron;sp).
The original contributions of this works are:
 The application of 3-D Atlas simulations to scale the optimised SJ-MGFET ar-
chitecture from 1 m gate length to 0:5 m, and 0:25 m, respectively; and to
optimise a doping prole under a charge imbalance principle in the SJ unit.
 The simulation and optimisation of the scaled devices design to have a larger
number of transistors per chip and a higher integration by using 3-D Atlas sim-
ulations with drift-diusion (DD) transport models.
 C-V analysis of the scaled and optimised SJ-MGFETs with a small AC signal
model thereby quantifying the gate capacitance, the output and the reverse trans-
fer capacitances eects, respectively, to quantify improvements in the transcon-
ductance, frequency response and switching speed.
 An investigation of the device voltage-sustaining capacity of the scaled and op-
timised SJ-MGFET during o-state aiming at achieving a fully depleted drift
region and improving the device avalanche capability during the charge balanced
condition.
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 An improvement in a gures-of-merit (FoM) between the BV and the specic
on-resistance (Ron;sp) of the scaled and optimised SJ-MGFETs.
5.2 Device Structure of the 3-D SJ-MGFET
The investigated SJ-MGFET in this work has a complex 3-D design permitted by a
non-planar technology [11] with an embedded deep trench gate and heavily doped
alternating U-shaped n-type and p-type doping pillars forming a SJ drift region
length of Ldrift with a pillar height of dn pillar [8]. The whole transistor structure is
grown on a buried oxide layer to mitigate the eect of substrate-assisted depletion
(SAD) [12{14]. This SOI SJ-MGFET has a 1 m gate length (Lgate) with a 0:5 m
channel (Lch) length underneath. The gate is deep trenched to create a top surface
with a width of Wtop and a trench side wall of Wside width to enclose the channel
(a non-planar technology). This embedded trench gate structure ensures reduction
in the channel resistance and redistribution of electron current crowding under the
gate, near the peak of the n-pillar in a SJ unit. The trench gate depths in the
structure, ranging from 1:5 m - 3:0 m in a step of 0:3 m is carefully investigated,
and observed that the dierence in the doping concentration of the SJ n{ and p{
pillars becomes smaller as the trench depth is increased [15]. To have an eective
conducting pathway to the SJ drift region, Wtop and Wside of 0:6 m and 2:7 m
are chosen in the simulations. Deep trenched source and drain contacts provide an
eective 3-D uniform current density distribution in the n{pillar region with a deep
trench isolation (DTI) separating each SJ unit. The doping concentrations of n{ and
p{pillars are expressed as nn and np, respectively, with their corresponding widths
referred to as Wn and Wp.
The schematic of the device simulation domain is illustrated in Figure 5.1 showing
the 3-D geometry of the investigated 1 m gate length SJ-MGFET having a width
of 200 m and a drift length of 3:5 m, respectively. Figure 5.2 shows cross-sectional
views dened in Figure 5.1 as follows: (a) a 2-D structure of the 1 m gate length
SJ-MGFET having Lch = 0:5 m and Ldrift = 3:5 m with source and drain contact
lengths of 1:0 m and 1:5 m, respectively, along a A - A0 cutline at the middle of
the n-pillar in the SJ unit; (b) a 2-D structure at a B - B0 cutline, a midpoint of the
gate length in Figure 5.1 showing the formation of the Wtop and the Wside enclosure
(with the Wtop = 2Wn), by the embedded deep trench gate structure in the p-body
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Figure 5.1: 3-D geometry of the investigated 1 m gate length SJ-MGFET.
region of the device; (c) a 2-D structure of the scaled 0:5 m gate length SJ-MGFET
having Lch = 0:25 m, and Ldrift = 1:75 m with source and drain contact lengths
of 0:5 m and 0:75 m, respectively, along a cutline at the middle of the n-pillar
in the SJ unit; (d) a 2-D structure of the scaled 0:25 m gate length SJ-MGFET
having Lch = 0:125 m, and Ldrift = 0:875 m with source and drain contact lengths
of 0:25 m and 0:375 m, respectively, along a cutline at the centre of the n-pillar
in the SJ unit.
The dierent scaling approaches in all dimensions of the 3-D device structure in
the simulations is carefully examined. It is observed that a scaling of the device
vertically (along the z-axis) will degrade its trench-gate design because Wside of the
trench gate structure accounts for about 75% of the SOI body [15, 16]. A narrowing
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(a) Cross section: A - A0 (b) Cross section: B - B0
(c) 2-D lateral view of the 0:5 m gate
length SJ-MGFET.
(d) 2-D lateral view of the 0:25 m gate
length SJ-MGFET.
Figure 5.2: Cross-sectional views at the indicated locations in the investigated 1 m
gate length SJ-MGFET and a pictorial view of the proposed 0:5 m and 0:25 m
gate length SJ-MGFETs.
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down the buried oxide (BOX) and the p-substrate thickness will induce a junction
leakage current, degrades the current during self-heating, and increase the eect of
substrate-assisted depletion (SAD) [12, 17]. Scaling the structure along the x-axis
will minimise the widths (Wn and Wp) of the SJ n{ and p{ pillars. However, the
channel resistance, which play a crucial role in low voltage applications, becomes
comparable to the drift resistance as a result of the minimum pillar width in the
SJ drift region becoming similar to the built-in depletion region. This limits the
reduction of the on-resistance due to a minimum pillar width/height ratio in the
SJ unit [18]. Consequently, design variations of the SJ transistor n{ and p{ pillar
widths are technologically limited [15, 19].
The scaling down of the 1:0 m gate length SJ-MGFET structure laterally (along the
y-axis) by scaling the channel length, the gate length, the gate oxide thickness, and
the SJ drift unit length by a factor S to shrink the gate length of 1:0 m to 0:5 m
and 0:25 m is examined by the simulations in the thesis. Here, aiming at improving
a major device gures-of-merit (FoM) including drive current, switching capability,
BV and specic on-resistance (Ron;sp). In the simulations, a large channel doping is
employed in the scaled down structures in order to minimise the maximum depletion-
layer width (Wdm) and suppress short-channel eects (SCEs) [20{22]. However, this
has an adverse eect on the input capacitance due to an increase in threshold voltage
(Vth) associated with a high channel doping. To maintain electrostatic integrity
of the channel potential by the gate, its oxide thickness is reduced by the same
factor S of 0:5 and 0:25 to compensate for a loss of gate capacitance. The peak
doping concentrations in the p-type substrate and the n-type source/drain contact
are 1:01015 cm 3, and 1:01020 cm 3, while Wn and Wp are of equal widths of
0:3 m, respectively.
5.3 3-D TCAD Simulations of SJ-MGFET
The study is carried out with a 3-D commercial device simulator Atlas by Silvaco [10]
using a drift-diusion (DD) transport model. The classical DD transport model is
employed with analytic low-eld mobility model based on Caughey-Thomas mo-
bility model (ANALYTIC), and parallel electric eld dependence mobility model
(FLDMOB) along with Shockley-Read-Hall (SRH) recombination.
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The analytic low-eld mobility model, which is the doping and temperature de-
pendent [23] is given by:
e =
2641 TL
300K
e
+
2
 
TL
300K
e   1   TL300K e
1 +
 
TL
300K
e  N
Ncrit
e
375 (5.1)
where 1 and 2 are the rst and second term mobility parameters, Ncrit is the elec-
tron concentration parameter at which the rst term mobility parameter 1 changes
to the second term mobility parameter 2. N is the total impurity concentration,
TL is the lattice temperature, and e, e, e, and e are doping and temperature co-
ecients. The following electron mobility parameters are used: 1 = 55:24 cm
2=V:s,
2 = 1429:23 cm
2=V:s, Ncrit = 1:072 1017 cm 3, e = 0:0, e =  2:3, e =  3:8,
e = 0:73. All these are default parameters for the analytic low-eld mobility model
in Atlas [23]. The parallel electric eld dependence model [23] can be expressed:
e(E) = 1
264 1
1 +

1E
vSATn
ex
375
1
ex
(5.2)
vSATn =
24 ex
1 + 

TL
TNOMn

ex
35 (5.3)
where vSATn is the saturation velocity for electron, 1 is the rst term low-eld
electron mobility, E is the parallel electric eld, TL is the lattice temperature, while
ex, ex, ex, and TNOMn are doping and temperature coecient parameters specied
as ex = 2:0, ex = 2:4 107, ex = 0:8, and TNOMn = 600 [10]. Selberherr impact
ionization model [24] used in the simulations examines the eect of charge imbalance
of a doping concentration in n{ and p{ pillars of the SJ unit on BV when the device
is in o-state. The model is based on the expression given by:
n = An exp
"
 

Bn
E
n#
(5.4)
where E is the electric eld in the direction of the current ow at a particular position
in the device. An, Bn, and n are material parameters dened as 7:03 105 cm 1,
1:231  106 V=cm and 1:0 [10]. The transfer (ID-VGS) and the output (ID-VDS)
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characteristics of the SJ-MGFETs scaled down to 0:5 m and 0:25 m gate length
are analysed. Finally, the doping prole and the 3-D geometry of the SJ-MGFET
is optimised to improve the frequency response, drive current, breakdown voltage
(BV ), and specic on-resistance (Ron;sp).
5.3.1 Device Simulations of the 1 m gate length SJ-MGFET
The transfer (ID-VGS) characteristics of the simulated 1:0 m gate length SJ-MGFET
with Ldrift = 3:5 m, and Width (W ) = 200 m are obtained in the on-state while
maintaining the optimum charge balanced conditions of nn = 7:41016 cm 3 and
np = 1:551017 cm 3, respectively.
Figure 5.3 (a) compares transfer characteristics (ID-VGS) of the experimental [8]
with the calibrated drift-diusion simulations at a drain bias (VDS) of 0:1 V . The
simulation is in excellent agreement with experimental behaviour having a maximum
error of approximately 0:5%. The transfer characteristics exhibit a typical transistor
switching characteristics before reaching a saturation point. A threshold voltage of
approximately 2:0 V is obtained at a drain bias of 0:1 V by interpolating the linear
region of the ID-VGS characteristics with a drain current normalised per width of the
non-planar transistor in order to be able to make a fair comparison with the planar
SJ-MOSFETs.
Figure 5.3 (b) shows the eect of charge imbalance in the SJ unit on the BV during
o-state in the simulated 1:0 m gate length SJ-MGFET. The charge balance con-
dition tends to shift toward the highly doped acceptor side for each dose variation
in the p-pillar region [9]. This is a result of the volumetric dierence between the
p-pillar and the n-pillar in the SJ region and the substrate-assisted depletion (SAD)
eect. A breakdown of 65 V is obtained for Wside = 2:7 m, and Ldrift= 3:5 m
which corresponds to an average lateral electric eld of 18:6 V=m.
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Figure 5.3: (a) Transfer (ID-VGS) characteristics of the 1:0 m gate length SJ-
MGFET showing a comparison between the experiment [8] and the simulations at
VDS = 0:1 V with Lgate = 1:0 m, Ldrift = 3:5 m, Wside = 2:7 m , and W =
200 m. (b) The eect of charge imbalance on the BV in the SJ-MGFET with
Wside = 2:7 m, Ldrift = 3:5 m and Wn = Wp = 0:3 m during the o-state.
5.4 Scaling Approach and Optimisation of the
Scaled down SJ-MGFETs
In order to prevent a weak electrostatic integrity in the 0:5 m and 0:25 m gate
length (Lgate) SJ-MGFETs, optimisation of the doping prole is carried out aiming
at achieving a maximum drive current, a lower specic on-resistance and improve
the breakdown voltage of the scaled devices. Ideally, in a transistor technology,
the threshold voltage decreases with decreasing channel length. However, in order
to oset this threshold voltage decrease and control the SCEs, the channel doping
is increased from 2:51017 cm 3 to 1:01018 cm 3 in the 0:5 m gate length SJ-
MGFET. This doping increase will also improve avalanche capability of the depleted
SJ drift region during o-state. The thickness of the gate oxide (tox) is also reduced
from 35 nm to 18 nm to increase the input capacitance.
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5.4.1 On-State Simulations of the 0.5 m gate length
SJ-MGFET
The transfer (ID- VGS) characteristics and output characteristics (ID-VDS) of the
simulated 0:5 m gate length SJ-MGFET with Ldrift = 3.5 m, and W = 200 m are
obtained in the on-state while maintaining the optimum charge balanced conditions
of nn = 5:51016 cm 3 and np = 1:161017 cm 3, respectively.
Figure 5.4 (a) shows transfer characteristics (ID-VGS) of the optimised 0:5 m gate
length SJ-MGFET at VDS of 0:1 V with a threshold voltage of 2:0 V . At a VGS of
15:0 V with a VDS = 0:1 V , a saturation drain current of 38 mA=mm is obtained,
resulting in 30% increase when compared with the current reported in an experi-
mental device [8].
Figure 5.4: (a) Transfer (ID-VGS) characteristics of the optimised 0:5 m gate length
SJ-MGFET at VDS = 0:1 V with Ldrift = 1:75 m and trench depth (Wside) of
2:7 m. (b) Output (ID-VDS) characteristics of the 0:5 m Lgate SJ-MGFET with
Ldrift = 1:75 m, Wside = 2:7 m, and W = 2:46 m at indicated gate voltages in a
step of 2:0 V .
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Figure 5.4 (b) shows the output characteristics (ID-VDS) of the 0:5 m gate length
SJ-MGFET. The device exhibits a good current saturation with a at output re-
sponse at a large range of operational gate voltages. A saturation drain current over
740 mA=mm is extracted at a VGS of 10 V with a VDS = 20 V .
5.4.2 O-State Simulations of the 0.5 m gate length
SJ-MGFET
Figure 5.5 (a) illustrates the relationship between the BV and the p-pillar doping
concentration during a charge imbalance condition in the SJ unit of the 0:5 m gate
length SJ-MGFET when the device is in o-state. The asymmetrical geometry of
the SJ unit as illustrated in Figure 5.1 causes a charge imbalance to occur in the
device irrespective of the scaling factor. It has been stated in Section 4.3.3 that for
a fully deleted SJ drift region the total charge (Q) must satisfy the relation [18]:
Q < "s

EC
q

(5.5)
where EC is the critical electric eld of silicon, "s is the permittivity of silicon,
and q is the elementary charge. The SJ-MGFET scaled down to 0:5 m Lgate will
undergo avalanche breakdown at the junction between the p-body and the n-pillar
with a breakdown of 48 V , which corresponds to an average lateral electric eld of
27:5 V=m for Lch = 0:25 m, and Ldrift = 1:75 m.
Figure 5.5 (b) shows ID-VDS characteristics used to determine a BV when the opti-
mised SJ-MGFET scaled down to Lgate = 0:5 m, and Lch = 0:25 m is o during
impact ionisation.
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Figure 5.5: (a) The eect of charge imbalance on BV in the SJ-MGFET scaled
down to 0:5 m Lgate with Wside = 2:7 m, Ldrift = 1:75 m and Wn = Wp = 0:3 m
during the o-state. (b) The BV during o-state under a charge balance condition
for the SJ-MGFET scaled down to Lgate = 0:5 m, and Lch = 0:25 m.
5.4.3 On-State Simulations of the 0.25 m gate length
SJ-MGFET
The SJ-MGFET scaled by a factor S of 0:25 has a gate length of Lgate = 0:25 m,
a channel length of Lch = 0:125 m, and a drift region length of Ldrift = 0:875 m,
respectively. An oxide thickness (tox) of 35 nm reduced by a factor S = 0:25 scales
to 9 nm in order to maintain gate electrostatic integrity. This will also compensate
for the eect of lowering Vth due to the narrowing of channel length and suppress
the SCEs. In addition, the channel doping is increased from 2:51017 cm 3 to
1:01019 cm 3 to prevent a punch-through in the structure.
Figure 5.6 (a) shows transfer characteristics (ID-VGS) of the optimised SJ-MGFET
scaled down to 0:25 m Lgate with an extracted threshold voltage of 3:9 V at VDS of
0:1 V . A saturation drain current of 72 mA=mm is achieved at VGS of 15:0 V and
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Figure 5.6: (a) Transfer (ID-VGS) characteristics of the optimised SJ-MGFET scaled
down to 0:25 m Lgate at VDS = 0:1 V with Ldrift = 0:875 m and a trench depth
(Wside) of 2:7 m. (b) Output (ID-VDS) characteristics of the SJ-MGFET scaled
down to 0:25 m Lgate with Ldrift = 0:875 m, Wside = 2:7 m, and W = 2:46 m
at indicated gate voltages in a step of 2:0 V .
VDS = 0:1 V , which corresponds to 63% increase when compared with the current
reported in experimental device [8]. Figure 5.6 (b) shows output characteristics (ID-
VDS) of the 0:25 m gate length SJ-MGFET at various gate voltages in a step of
2:0 V . The ID-VDS characteristics show a current saturation up to an elevated VGS
of 6:0 V . Above VGS = 6:0 V , the vertical electric eld from the gate bias increases
with the drain bias increase causing a channel resistance and a drain current to be
strongly dependent on the drain voltage. This strong dependence is specic to a SJ
structure because current ows only through the n-pillar. An elevated drain voltage
will cause a voltage drop across a narrow depletion region between the channel end
and the n-pillar resulting in a shortening of the channel length. This generates
a high electric eld in the shortened channel leading to the increase in the drain
current with a higher drain voltage.
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It is observed that the drain current increases in the ID-VDS characteristics with
increasing of VGS compared to the 1 m gate length device structure with a thicker
oxide. However, despite a strengthening of a gate control by the oxide thickness re-
duction and aggressive doping in the channel, the SCEs occur in the scaled 0:25 m
gate length device, especially at higher VGSs. This is partially a result of increas-
ing eect of the drain induced barrier lowering (DIBL) at very large applied drain
voltages [25{27].
5.4.4 O-State Simulations of the 0.25 m gate length
SJ-MGFET
The dependence of the BV on the p-pillar doping concentration during charge im-
balance is plotted in Figure 5.7 (a) for the SJ-MGFET scaled down to the 0:25 m
gate length, when the device is in o-state.
Figure 5.7: (a) A relationship between the BV and the p-pillar doping concentration
during charge imbalance in the SJ unit when the device is scaled down to 0:25 m
Lgate with Wside = 2:7 m, Ldrift = 0:875 m and Wn = Wp = 0:3 m during the
o-state. (b) The BV during the o-state under a charge balance for the optimised
SJ-MGFET scaled down to Lgate = 0:25 m, and Lch = 0:125 m.
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Figure 5.7 (b) illustrates determination of a BV of 26 V from ID-VDS characteristics
for the 0:25 m gate length SJ-MGFET during the o-state. An average lateral
electric eld in a drift region (see Figure 5.1) of the 0:25 m gate length SJ-MGFET
dened by Ldrift = 0:875 m is approximately 30 V=m at a BV of 26 V . It is
observed that varying the doping concentration in the SJ unit has a less eect on
the BV because there is an optimal doping concentration limit per unit volume
upon which the device can be optimised.
5.5 Electric Field Distribution
Figure 5.8 shows the lateral electric eld distributions at the surfaces of the devices
with Lgate of 1:0 m, 0:5 m, and 0:25 m, respectively, during the o-state under
charge balance condition along the C - C0 cutline. The electric eld distribution along
the C - C0 cutline (the line dened along the junction between n{ and p{pillars as
dened in Figure 5.1) is the eld at 10 nm below the surface, from the source to the
drain, during the o-state under the charge balance condition. The gure exhibits
two peak electric elds at the gate edge and the p   pillar/n+ drain junction in
SJ-MGFETs with (a) Lch = 0:125 m, Lgate = 0:25 m, and Ldrift = 0:875 m,
(b) Lch = 0:25 m, Lgate = 0:5 m, and Ldrift = 1:75 m, and (c) Lch = 0:5 m,
Lgate = 1:0 m, and Ldrift = 3:5 m.
The device avalanche breakdown occurred at the junction between the p-body and
the n-pillar when electric eld in all the three structures reaches a critical value,
EC , of approximately 5:5105 V=cm. It is observed that surface electric eld in the
drift region (dened by the end of the channel and the beginning of the n-type drain
doping) in each structure is relatively uniform and increases as the length of the
drift region decreases. This implies that for an higher BV , more space is required
for the electric eld to be deployed.
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Figure 5.8: Lateral electric eld distribution at the surface of the drift region along
the C   C 0 cutline dened along the junction between the n{ and the p{pillars in
Figure 5.1 during the o-state under the charge balance condition (a) in the SJ-
MGFET with Lch = 0:125 m, Lgate = 0:25 m, and Ldrift = 0:875 m at VGS = 0 V
and VDS = 26 V , (b) in the SJ-MGFET with Lch = 0:25 m, Lgate = 0:5 m and
Ldrift = 1:75 m at VGS = 0 V and VDS = 48 V , and (c) in the SJ-MGFET with
Lch = 0:5 m, Lgate = 1:0 m, and Ldrift = 3:5 m at VGS = 0 V and VDS = 65 V .
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5.6 Gate Capacitance Extractions Using
AC Analysis
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Figure 5.9: Gate capacitance plotted as a function of gate-source voltage VGS at
a small signal A:C analysis of 1 MHz for (a) the 1:0 m gate length SJ-MGFET
having a channel length of 0:5 m and a drift region length of 3:5 m, (b) the 0:5 m
gate length SJ-MGFET having a channel length of 0:25 m and a drift region length
of 1:75 m, and (c) the 0:25 m gate length SJ-MGFET having a channel length of
0:125 m and a drift region length of 0:875 m.
In the simulations, the C-V analysis is carried out with a small signal A:C response
by performing a two carrier solution, thereby extracting the gate overlap capac-
itances in the SJ-MGFETs devices with Lgate of 1:0 m, 0:5 m, and 0:25 m,
respectively. A gate capacitance (CG) as a function of the gate bias for the three
scaled device structures is shown in Figure 5.9. During the on-state, with the gate
reverse biased, the p-body situated closer to the gate is switched on to accumulation
mode which is the most pronounced in a structure with the thinnest gate oxide while
at the same time maintains the n-pillar in inversion mode. When the gate is forward
biased, the p-body area changes to inversion mode and the n-pillar switches to ac-
cumulation mode. It is observed that the 0:25 m gate length SJ-MGFET has the
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most elongated penetration of the drain-to-channel depletion layer under the gate
because of the shortest Lch and the thinnest tox. An overall CG of approximately
0:01 pF, 0:02 pF, and 0:04 pF is achieved in conformity with the scaling ratio of
1 : 0:5 : 0:25, respectively.
5.7 Bias Dependence of the Capacitance
A 3-D numerical simulation using an A:C signal at 1 MHz is investigated to shows
the dependence of the output (Coss) and reverse transfer (Crs) capacitances on the
drain voltage (VDS) in the SJ-MGFETs devices with Lgate of 1:0 m, 0:5 m, and
0:25 m, respectively. Figure 5.10 depicts the dependence of output (Coss) and
reverse transfer (Crs) capacitances on the drain voltage (VDS).
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Figure 5.10: The dependence of Coss, Crss and Cds on VDS at a small A:C signal
analysis of 1 MHz for (a) the 1:0 m gate length SJ-MGFET having a channel
length of 0:5 m and a drift region length of 3:5 m, (b) the 0:5 m gate length
SJ-MGFET having a channel length of 0:25 m and a drift region length of 1:75 m,
and (c) the 0:25 m gate length SJ-MGFET having a channel length of 0:125 m
and a drift region length of 0:875 m.
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A non-linearity of the output and the reverse transfer capacitances (Coss and Crs)
can be seen as a result of their strong dependence on the depletion width, in which
the drain voltage plays a dominant factor. It is observed that, as the drain voltage
increases in the three device structures, the gate-drain capacitance (Cgd) plays a
major role in a total eect of Coss in the devices.
5.8 Dependence of the Transconductance on the
Gate Voltage
The transconductance (gm) is extracted from the transfer (ID - VGS) characteris-
tics during on-state simulations in the SJ-MGFETs devices with Lgate of 1:0 m,
0:5 m, and 0:25 m, respectively. Figure 5.11 shows the dependence of transconduc-
tance (gm) on the gate voltage in the three scaled device structures at VDS = 0:1 V .
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Figure 5.11: Transconductance of the three device structures for (a) the 1:0 m gate
length SJ-MGFET having a channel length of 0:5 m and a drift region length of
3:5 m, (b) the 0:5 m gate length SJ-MGFET having a channel length of 0:25 m
and a drift region length of 1:75 m, and (c) the 0:25 m gate length SJ-MGFET
having a channel length of 0:125 m and a drift region length of 0:875 m.
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The transconductance (gm) per device width increases with shorter Lch and thin-
ner tox. The following maximum transconductance for three scales SJ-MGFETs
has been extracted at VDS = 0:1 V : (a) gm of 5 mS=mm for the device with
Lch = 0:5 m, Lgate = 1:0 m and tox = 35 nm, (b) gm of 20 mS=mm for the device
with Lch = 0:25 m, Lgate = 0:5 m and tox = 18 nm; and (c) gm of 56 mS=mm for
the device with Lch = 0:125 m, Lgate = 0:25 m and tox = 9 nm. The SJ-MGFET
scaled down to Lgate = 0:25 m with the thinnest tox shows the highest transcon-
ductance resulting in a larger RF gain having an intrinsic voltage gain (Av) of 0:16
extracted at VGS = 4:5 V and VDS = 0:1 V [28, 29]. The cut-o frequency (fT ) [30,
31] can be obtained as:
fT =
gm
2    (Cgs + Cgd) (5.6)
The maximum operating frequency achieved at VDS = 0:1 V are 0:2 GHz for the de-
vice with Lgate = 1:0 m, 0:6 GHz for the device with Lgate = 0:5 m, and 0:9 GHz
for the device with Lgate = 0:25 m, respectively.
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5.9 Transient Simulation of the Scaled SJ-MGFETs
functioning as a Switch
The transient switching turn-on simulation is investigated by performing a two car-
rier solution when SJ-MGFETs with Lgate of 1:0 m, 0:5 m, and 0:25 m act as a
switch in a circuit when biases between cut-o and saturation regions as shown in
Figure 4.12. Figure 5.12 shows a comparison of performance of the three scaled tran-
sistors during switching turn-on simulations when the devices are operated ramped
to VDD = 10:0 V and VGS = 10:0 V , neglecting a circuit resistance Rc and a stray
inductance Ls. Thus, the SJ-MGFETs with Lgate of 0:5 m and 0:25 m oer
a switching turn-o time (toff ) of approximately 0:2 ns and 0:05 ns, respectively,
compared with the 1 ns (toff ) in the SJ-MGFET with 1 m gate length.
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Figure 5.12: Switching waveforms of the SJ-MGFET turn-on simulations with a
device ramped to VDS = 10 V and VDS = 10 V for (a) the device with Lch = 0:5 m,
and Lgate = 1:0 m; (b) the device with Lch = 0:25 m, and Lgate = 0:5 m; and
(c) the device with Lch = 0:125 m, and Lgate = 0:25 m.
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5.10 Trade-O Between the Specic On-Resistance
and the Breakdown Voltage
The trade-o between BV and Ron;sp for the simulated SJ-MGFETs scaled down
to 0:5 m and 0:25 m gate lengths are compared with the ideal silicon limit and
with various conventional LD-MOSFETs in Figure 5.13. The simulations show that
the SJ-MGFET with 0:25 m gate length achieves a low Ron;sp (VGS = 10 V ) of
2:24 m
.mm2 and BV = 26 V with Ldrift = 0:875 m and the SJ-MGFET with
0:5 m gate length oers a Ron;sp (VGS = 10 V ) of 7:68 m
.mm
2 and BV = 48 V
with Ldrift = 1:75 m, respectively. The SJ-MGFET scaled to the 0:5 m gate
length leads to 16% reduction in Ron;sp compared to super-junction UMOSFET
(SJ-UMOSFET) at the same BV rating [32], 73% reduction compared to Floating
RESURF (FRESURF) at the same BV rating [33], 78% reduction compared to
dual RESURF LDMOS at the same BV rating [34], and 85% reduction compared
to isolated low nLDMOS at the same BV rating [35]. The SJ-MGFET scaled to the
0:25 m gate length has Ron;sp lower by 90% compared to isolated low nLDMOS [35]
at the same breakdown voltage rating.
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Figure 5.13: Specic on-resistance as a function of the breakdown voltage of the
scaled down SJ-MGFET compared with reported conventional LDMOSFETs and
SJ-LDMOSFETs [32{35].
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The SJ-MGFET scaled to 0:5 m gate length oers superior performance in term
of high drive current, switching speed, breakdown voltage (BV ) and specic on-
resistance (Ron;sp) compared with the 1 m gate length SJ-MGFET. The combina-
tion of these fourfold benets with the reduction in device dimensions suggests a
better architecture design in achieving a larger number of transistors per chip and
a higher integration. Although, the SJ-MGFET scaled to the 0:25 m gate length
achieves the largest device dimension reduction with a vastly superior drive current
and improved transconductance. However, the extreme scaling of the gate oxide
thickness and decrease in the channel length limits the device voltage-sustaining ca-
pability. In addition, a fabrication of the aligned deep trenched gate structure with
a small channel length within the non-planar SOI power technology is challenging,
costly and technologically limited.
5.11 Conclusion
The scaling of non-planar SJ-MGFETs following conventional scaling rules [36, 37]
requires a subsequent optimisation of their SJ unit. The lateral scaling and optimi-
sation of the 1 m gate length SJ-MGFET to gate lengths of 0:5 m and 0:25 m
using Silvaco TCAD simulations has shown that the FoM of this non-planar transis-
tor can be substantially improved including physical density, switching speed, drive
current, breakdown voltage and specic on-resistance (Ron;sp). The scaling and op-
timisation of the overall device design have achieved a low specic on-resistance of
7:68 m
.mm2 and 2:24 m
.mm2 (VGS = 10 V ), and breakdown voltages of 48 V and
26 V for the 0:5 m and 0:25 m gate length SJ-MGFETs, respectively. The inves-
tigations have also shown that excessive channel doping in the scaled SJ-MGFETs
oers no signicant improvement in the device avalanche capability during charge
balanced condition. With the twofold benets of device dimension reduction and op-
timised fully-depleted SJ multi-gate architecture, the transistor can oer a superior
performance in achieving a higher levels of integration, a maximum breakdown volt-
age, a minimum specic on-resistance, and excellent FoM in sub - 50 V applications.
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Chapter 6
Conclusions
The variations in the device architecture of a 1 m gate length lateral super-junction
(SJ) Multi-Gate MOSFET (SJ-MGFET) is explored using Silvaco 3-D TCAD simu-
lations. In an eort to optimised the SJ-MGFET, the eect of charge imbalance on
the breakdown voltage of the device during o-state using two dierent SJ drift re-
gions length is examined. The results show that variations along the drift region has
no eect on the charge imbalance due to the xed ratio between the cross-sectional
area of the two SJ pillars. The optimised SJ-MGFET delivers a 41% increase in the
drive current with an on-o ratio of 5106 at a drain voltage voltage of 10 V and
a gate voltage of 20 V , thereby exhibiting a big advantage of the multi-gate device
design to reduce leakage current.
In order to mitigate the eect of self-heating in the structure, a variation in the
silicon-on-insulator (SOI) based design by replacing the fully deplored buried oxide
(BOX) layer with a partial BOX with opening under the drain creating a thermal
window is investigtaed. It has been reported that the current decrease in partially
buried oxide (thermal window) architecture at a gate bias of 10 V and a drain voltage
of 50 V is less than 3%, compared to about 7:5% seen in a fully deplored buried oxide
design. The C-V analysis with a small signal AC response is performed with a two
carrier solution. The C-V analysis has given a gate capacitance of approximately
0:01 pF with a turn-o time of approximately 1:0ns. In addition, the dependence
and the non-linearity of the output and reverse capacitances on the drain bias is
highlighted.
It has been reported that the simulated SJ-MGFET has a specic on-resistance
of 0:21 m
.cm2 and a breakdown voltage of 65 V with a pillar height of 3:6 m
and a drift region length of 3:5 m. Additionally, it has been reported that the
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optimised SJ-MGFET has achieved 68%, 52%, and 15% reduction in the specic on-
resistance compared to reported fabricated SJ-LDMOSFET, fabricated SJ-FinFET,
and simulated SJ-FinFET at the same breakdown voltage rating. In conclusion,
the 1 m gate length SJ-MGFET is capable of oering a better performance in
terms of a high drive current, a maximum breakdown voltage, a minimum specic
on-resistance, and excellent FoM for sub - 100 V rating applications.
In the second part of the thesis, the scaling of the device architecture of the opti-
mised 1 m gate length super-junction (SJ) multi-gate MOSFET (SJ-MGFET) is
investigated. The 3-D eects of transistor scaling by a factor S is carefully examined.
The SJ-MGFET structure with 1:0 m gate length is scaled down laterally (along
the y-axis) by scaling the channel length, the gate length, the gate oxide thickness,
and the SJ drift unit length shrinking the gate length of 1:0 m to 0:5 m, and
0:25 m. The eect of charge imbalance on the breakdown voltage in the scaled
devices during o-state is investigated, and reported that the avalanche capability
of the scaled devices improves with a fully depleted SJ drift region.
The drive current in the scaled SJ-MGFET gate lengths of 0:5 m and 0:25 m
increases by 30% and 63%, respectively, in comparison with the reported 1:0 m
gate length SJ-FinFET at a drain voltage of 0:1 V and a gate voltage of 15 V . The
eect of electric eld distribution in the scaled and optimised devices is examined.
The 0:5 m gate length device has a breakdown voltage of 48 V , which corresponds
to an average lateral electric eld of 27:5 V=m with a drift region length of 1:75 m
and the 0:25 m gate length device exhibits a breakdown voltage of 26 V , which
corresponds to an average lateral electric eld of 30 V=m with a drift region length
of 0:875 m. The investigations have also shown that excessive channel doping in
the scaled SJ-MGFETs oers no signicant improvement in the device avalanche
capability during charge balanced condition.
Analysis of the simulated C-V shows that the non-linearity of the output and re-
verse capacitances on the drain bias in the scaled and optimised devices. Gate
capacitances of approximately 0:02 pF and 0:04 pF are extracted in the scaled SJ-
MGFETs with a gate length of 0:5 m, and 0:25 m, respectively, in conformity
with the scaling ratio of 0.5 : 0.25. In addition, the dependence of transconductance
on the gate voltage in the three device structure is highlighted, and a maximum
transconductance of 5 mS=mm, 20 mS=mm, and 56 mS=mm is extracted at a
drain bias of 0:1 V in the SJ-MGFETs with a gate length of 1 m, 0:5 m and
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0:25 m, respectively. The performance of the three scaled devices during transient
switching turn-on transient is examined at a drain bias of 10 V and a gate voltage
of 10 V . The transient switching turn-on time of approximately 1:0ns, 0:2ns, 0:05ns
in the SJ-MGFETs is obtained with a gate length of 1 m, 0:5 m, and 0:25 m,
respectively.
The simulation shows that the SJ-MGFET with the 0:5 m gate length achieves a
specic on-resistance of 7:68 m
.mm2 and a breakdown voltage of 48 V , and that
the 0:25 m gate length oers a low specic on-resistance of 2:24 m
.mm2 and
a breakdown voltage of 26 V . The twofold benets of device dimension reduction
and optimised fully-depleted SJ multi-gate design are highlighted, the scaled and
optimised SJ-MGFET can oer a superior performance in achieving higher levels of
integration, a maximum breakdown voltage, a minimum specic on-resistance, and
excellent FoM in sub - 50 V applications.
129
